

Latchable Single 8-Channel/Differential 4-Channel Analog Multiplexers

Features

- Low r_{DS(on)}: 270 Ω
- 44-V Power Supply Rating
- On-Board Address Latches
- Break-Before-Make
- Low Leakage—I_{D(on)}: 30 pA

Benefits

- Improved System Accuracy
- Microporcessor Bus Compatible
- Easily Interfaced
- Reduced Crosstalk

Applications

- Data Acquisition Systems
- Automatic Test Equipment
- Avionics and Military Systems
- Medical Instrumentation

Description


The DG528 is an 8-channel single-ended analog multiplexer designed to connect one of eight inputs to a common output as determined by a 3-bit binary address (A_0, A_1, A_2) . DG529, a 4-channel dual analog multiplexer, is designed to connect one of four differential inputs to a common differential output as determined by its 2-bit binary address (A_0, A_1) logic.

These analog multiplexers have on-chip address and control latches to simplify design in microprocessor based

applications. Break-before-make switching action protects against momentary shorting of the input signals. The DG528/529 are built on the improved PLUS-40 CMOS process. A buried layer prevents latchup.

The on chip TTL-compatible address latches simplify digital interface design and reduce board space in data acquisition systems, process controls, avionics, and ATE.

Functional Block Diagrams and Pin Configurations



P-32167—Rev. C (11/15/93)

2-70

a254735 0019233 302 **=**



Truth Tables

Truth Table - DG528 8-Channel Single-Ended Multiplexer

$\mathbf{A_2}$	A ₁	A ₀	EN	WR	RS	On Switch
Latch	ing		14, e 140 1438 140	: 63 Ā		
x	x	х	х	<u>-F</u>	1	Maintains previous switch condition
Reset					45 1801 44 88	
Х	Х	х	Х	х	0	None (latches cleared)
Trans	parent	Operat	ion	as v La Si	, sign - 2	
X	Х	Х	0	0	1	None
0	0	0	1	0	1	1
0	0	1	1	0	1	2
0	1	0	1	0	1	3
0	1	1	1	0	1	4
1	0	0	1	0	1	5
1	0	1	1	0	1	6
1	1	0	1	0	1	7
1	1	1	1	0	1	8

Truth Table - DG529 Differential 4-Channel Multiplexer

A ₁	A ₀	EN	WR	RS	On Switch				
Latch	ing								
x	x	х	<u>.</u>	1	Maintains previous switch condition				
Reset	Ar er Jagonia	. 36. W							
X	x	Х	х	0	None (latches cleared)				
Trans	parent	Operat	ion						
X	Х	0	0	1	None				
0	0	1	0	1	1				
0	1	1	0	1	2				
1	0	1	0	1	3				
1	1	1	0	1	4				

Logic "0" = $V_{AL} \le 0.8 \text{ V}$ Logic "1" = $V_{AH} \ge 2.4 \text{ V}$ X = Don't Care

Ordering Information - DG528

Temp Range	Package	Part Number
0 to 70°C	18-Pin Plastic DIP	DG528CJ
01070 C	20-Pin PLCC	DG528DN
−25 to 85°C		DG528BK
	18-Pin CerDIP	DG528AK
−55 to 125°C	16-Fill Cerbir	DG528AK/883
		5962-8768901VA

Ordering Information — DG529

Temp Range	Package	Part Number			
0 to 70°C	18-Pin Plastic DIP	DG529CJ			
−25 to 85°C	10 Pt. CDID	DG529BK			
−55 to 125°C	18-Pin CerDIP	DG529AK/883			

Absolute Maximum Ratings

Voltage Referenced to V-	_
$v_{\pm} \ldots \ldots$	····· 44 V
	(V-) -2 V to (V+) +2 V or 30 mA, whichever occurs first
Current (Any Terminal Ex	ccept S or D) 30 mA
	D 20 mA
Peak Current, S or D	y Cycle Max) 40 mA
Storage Temperature	(AK, BK Suffix)65 to 150°C (CJ, DN Suffix)65 to 125°C

Power Dissipation (Package) ^b	
18-Pin Plastic DIPc	w
18-Pin CerDIPd	w
20-Pin PLCC ^e 800 m	w

- Signals on S_X, D_X or IN_X exceeding V+ or V will be clamped by internal diodes. Limit forward diode current to maximum current
- All leads soldered or welded to PC board.
 Derate 6.3 mW/°C above 75°C.
 Derate 1.2 mW/°C above 75°C.

- e. Derate 10 mW/°C above 75°C.

P-32167-Rev. C (11/15/93)

■ 8254735 0019234 249 ■

2-71

DG528/529



Specifications^a

		, <u></u>				A Suffix -55 to 125°C		B, C, D Suffix -40 to 85°C		
Parameter	Symbol			Temp ^b	Турс	Mind	Max ^d	Min ^d	Max ^d	Unit
Analog Switch										
Analog Signal Rangee	VANALOG			Full		-15	15	-15	15	v
Drain-Source On-Resistance	r _{DS(on)}	$V_D = \pm 10 \text{ V}, I_S = -2$	00 μΑ	Room Full	270		400 500		450 550	Ω
Greatest Change in r _{DS(on)} Between Channels ^f	$\Delta r_{DS(on)}$	$-10 \text{ V} < \text{V}_{\text{S}} < 10$		Room	6					%
Source Off Leakage Current	I _{S(off)}	$V_{EN} = 0 \text{ V}, V_S = \pm V_D = \mp 10 \text{ V}$	10 V	Room Full	±0.005	-1 -50	1 50	-5 -50	5 50	
Drain Off	Y	$V_{EN} = 0 V$ $V_{D} = +10 V$	DG528	Room Full	±0.015	-10 -200	10 200	-20 -200	20 200	
Leakage Current	I _{D(off)}	$V_D = \pm 10 \text{ V}$ $V_S = \mp 10 \text{ V}$	DG529	Room Full	±0.008	-10 -100	10 100	-20 -100	20 100	nA
Drain On	_	$V_S = V_D = \pm 10 \text{ V}$ $V_{EN} = 2.4 \text{ V}$	DG528	Room Full	± 0.03	-10 -200	10 200	-20 -200	20 200	
Leakage Current	I _{D(on)}		DG529	Room Full	±0.015	-10 -100	10 100	-20 -100	20 100	
Digital Control										
Logic Input Current		$V_{A} = 2.4 \text{ V}$		Room Hot	-0.002	-10 -30		-10 -30		
Input Voltage High	I _{AH}	V _A = 15 V		Room Hot	0.006		10 30		10 30	μΑ
Logic Input Current Input Voltage Low	I _{AL}	$V_{EN} = 0 \text{ V}, 2.4 \text{ V}, V_A = 0 \text{ V}$ RS = 0 V, WR = 0 V		Room Hot	-0.002	-10 -30		-10 -30		
Dynamic Characteristics										
Transition Time	†TRANS	See Figure 5		Room	0.6		1	<u> </u>	<u> </u>	
Break-Before-Make Interval	topen	See Figure 4		Room	0.2					Jμs
EN and WR Turn-On Time	ton(en, wr)	See Figures 6 and	17	Room	1		1.5		<u> </u>] `
EN and WR Turn-Off Time	toff(EN, WR)	See Figures 6 an	18	Room	0.4		1			
Charge Injection	Q	$V_S = 0 V, R_y = 0 \Omega, C_I$	$= 10 \mu F$	Room	4				<u> </u>	pC
Off Isolation	OIRR	$V_{EN} = 0 \text{ V}, R_L = 1 \text{ k}\Omega, 0$ $V_S = 7 \text{ V}_{RMS}, f = 50$	C _L = 15 pF 00 kHz	Room	68					dB
Logic Input Capacitance	C _{in}	f = 1 MHz		Room	2.5					╛
Source Off Capacitance	C _{S(off)}	$V_{EN} = 0 \text{ V}, V_S = 0 \text{ V}, f$	= 140 kHz	Room	5	<u> </u>				_ pI
Drain Off Capacitance	C _{D(off)}	V _{EN} = 0 V, V _D = 0 V f = 140 kHz DG528		Room Room	25 12		 		<u> </u>	╝
Minimum Input Timing R	Lequirements									
Write Pulse Width	tw			Full		300		300		
A _X , EN Setup Time	ts			Full		180		180		ns
Ax, EN Hold Time	t _H			Full		30		30		
Reset Pulse Width	t _{RS}	V _S = 5 V, See Fig	ure 3	Full		500		500		1

P-32167-Rev. C (11/15/93)




Specifications^a


		Test Conditions Unless Otherwise Specified			A Suffix -55 to 125°C		B, C, D Suffix -40 to 85°C		
Parameter	Symbol	V + = 15 V, V - = -15 V, WR = 0 $\overline{RS} = 2.4 \text{ V}, V_{IN} = 2.4 \text{ V}, 0.8 \mu\text{F}^{\text{f}}$	Temp ^b	Турс	Mind	Maxd	Min ^d	Maxd	Unit
Power Supplies							69 088 ° 344 660 °	die side	
Positive Supply Current	I+	i	Room		Γ	2.5		2.5	r i
Negative Supply Current	I-	$V_{EN} = 0 \text{ V, } V_{A} = 0$	Room		-1.5	l	-1.5		m.A.


Notes:


- a. Refer to PROCESS OPTION FLOWCHART (Section 5 of the 1994 Data Book or FaxBack number 7103).
- b. Room = 25°C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f. V_{IN} = input voltage to perform proper function.

Typical Characteristics









P-32167-Rev. C (11/15/93)

■ 8254735 0019236 011

2-73



Schematic Diagram




Figure 1.

Detailed Description

The internal structure of the DG528/DG529 includes a 5-V logic interface with input protection circuitry followed by a latch, level shifter, decoder and finally the switch constructed with parallel n- and p-channel MOSFEIs (see Figure 1).

The logic interface circuit compares the TTL input signal against a TTL threshold reference voltage. The output of the comparator feeds the data input of a D type latch. The level sensitive D latch continuously places the D_X input signal on the Q_X output when the \overline{WR} input is low, resulting in transparent latch operation. As soon as \overline{WR} returns high, the latches hold the data last present on the D_X input, subject to the minimum input timing requirements.

Following the latches the Q_X signals are level shifted and decoded to provide proper drive levels for the CMOS switches. This level shifting insures full on/off switch operation for any analog signal present between the V+ and V- supply rails.

The EN pin is used to enable the address latches during the \overline{WR} pulse. It can be hard-wired to the logic supply or to V+ if one of the channels will always be used (except during a reset) or it can be tied to address decoding circuitry for memory mapped operation. The \overline{RS} pin is used as a master reset. All latches are cleared regardless of the state of any other latch or control line. The \overline{WR} pin is used to transfer the state of the address control lines to their latches, except during a reset or when EN is low (see Truth Tables).

Timing Diagrams




Figure 2.

Switch Vo Output 0 Figure 3.

P-32167-Rev. C (11/15/93)

2-74

■ 8254735 0019237 T58 ■



Test Circuits




Figure 4. Break-Before-Make




Figure 5. Transition Time

P-32167-Rev. C (11/15/93)

🖿 8254735 OO19238 994 🖿

2-75

DG528/529



Test Circuits (Cont'd)




Figure 6. Enable ton/toff Time




Figure 7. Write Turn-On Time $t_{ON(\overline{WR})}$

P-32167-Rev. C (11/15/93)

2-76

■ 8254735 0019239 820 **■**



Test Circuits (Cont'd)




Figure 8. Reset Turn-Off Time toFF(RS)




Figure 9. Bus Interface

Applications

Bus Interfacing

The DG528/DG529 minimize the amount of interface hardware between a microprocessor system bus and the analog system being controlled or measured. The internal TTL compatible latches give these multiplexers write-only

memory, that is, they can be programmed to stay in a particular switch state (e.g., switch 1 on) until the microprocessor determines it is necessary to turn different switches on or turn all switches off (see Figure 9).

P-32167-Rev. C (11/15/93)

= 8254735 0019240 542 **=**

DG528/529



Applications (Cont'd)

The input latches become transparent when WR is held low; therefore, these multiplexers operate by direct command of the coded switch state on A2, A1, A0. In this mode the DG528 is identical to the popular DG508A. The same is true of the DG529 versus the popular DG509A.

During system power-up, RS would be low, maintaining all eight switches in the off state. After RS returned high the DG528 maintains all switches in the off state. When the system program performs a write operation to the address assigned to the DG528, the address decoder provides a CS active low signal which is gated with the WRITE (WR) control signal. At this time the data on the DATA BUS (that will determine which switch to close) is stabilizing. When the WR signal returns to the high state, (positive edge) the input latches of the DG528 save the data from the DATA BUS. The coded information in the A₀, A₁, A₂ and EN latches is decoded and the appropriate switch is turned on.

The EN latch allows all switches to be turned off under program control. This becomes useful when two or more DG528s are cascaded to build 16-line and larger multiplexers.

Application Hints^a

Notes:

NOISES.

a. Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.

b. Electrical Parameter Chart based on V + = 15 V, $V_L = 5 \text{ V}$, $V_R = \text{GND}$.

c. Operation below ±8 V is not recommended.