




## PIN CONFIGURATION



SSOP/  
TSSOP/TVSOP  
TOP VIEW

## PIN DESCRIPTION

Symbol	Description
XCLR	Clear input (Active LOW)
XOE	Output enable input (Active LOW)
XPRE	Preset input (Active LOW)
XLE	Latch enable input
XDx	Data inputs <sup>(1)</sup>
XQx	3-State Data outputs
GND	Ground (0V)
Vcc	Positive supply voltage

### NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

## ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	- 0.5 to + 4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	- 0.5 to Vcc + 0.5	V
TSTG	Storage Temperature	- 65 to + 150	°C
IOUT	DC Output Current	- 50 to + 50	mA
I <sub>IK</sub>	Continuous Clamp Current, V <sub>I</sub> < 0 or V <sub>I</sub> > Vcc	± 50	mA
I <sub>OK</sub>	Continuous Clamp Current, V <sub>O</sub> < 0	- 50	mA
I <sub>CC</sub>	Continuous Current through each Vcc or GND	± 100	mA
I <sub>SS</sub>			

NEW16link

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	9	pF
C <sub>I/O</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	7	9	pF

NEW16link

### NOTE:

- As applicable to the device type.

## FUNCTION TABLE<sup>(1)</sup>

Inputs					Output
XPRE	XCLR	XOE	XLE	XD <sub>x</sub>	XQ <sub>x</sub>
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q <sub>o</sub>
X	X	H	X	X	Z

### NOTES:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance "off" state
- Q<sub>o</sub> = Level of Q before the indicated steady-state input conditions were established

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Voltage Level	$V_{CC} = 2.3\text{V}$ to $2.7\text{V}$		1.7	—	—	V
		$V_{CC} = 2.7\text{V}$ to $3.6\text{V}$		2	—	—	
$V_{IL}$	Input LOW Voltage Level	$V_{CC} = 2.3\text{V}$ to $2.7\text{V}$		—	—	0.7	V
		$V_{CC} = 2.7\text{V}$ to $3.6\text{V}$		—	—	0.8	
$I_{IH}$	Input HIGH Current	$V_{CC} = 3.6\text{V}$	$V_I = V_{CC}$	—	—	$\pm 5$	$\mu\text{A}$
$I_{IL}$	Input LOW Current	$V_{CC} = 3.6\text{V}$	$V_I = \text{GND}$	—	—	$\pm 5$	
$I_{OZH}$	High Impedance Output Current (3-State Output pins)	$V_{CC} = 3.6\text{V}$	$V_O = V_{CC}$	—	—	$\pm 10$	$\mu\text{A}$
			$V_O = \text{GND}$	—	—	$\pm 10$	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = 2.3\text{V}$ , $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
$V_H$	Input Hysteresis	$V_{CC} = 3.3\text{V}$		—	100	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	$V_{CC} = 3.6\text{V}$ $V_{IN} = \text{GND}$ or $V_{CC}$		—	0.1	40	$\mu\text{A}$
$\Delta I_{CC}$	Quiescent Power Supply Current Variation	One input at $V_{CC} - 0.6\text{V}$ , other inputs at $V_{CC}$ or $\text{GND}$		—	—	750	$\mu\text{A}$

**NOTE:**

1. Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^\circ\text{C}$  ambient.

NEW16link

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$I_{BHH}$ $I_{BHL}$	Bus-Hold Input Sustain Current	$V_{CC} = 3.0\text{V}$	$V_I = 2.0\text{V}$	-75	—	—	$\mu\text{A}$
			$V_I = 0.8\text{V}$	75	—	—	
$I_{BHH}$ $I_{BHL}$	Bus-Hold Input Sustain Current	$V_{CC} = 2.3\text{V}$	$V_I = 1.7\text{V}$	-45	—	—	$\mu\text{A}$
			$V_I = 0.7\text{V}$	45	—	—	
$I_{BHHO}$ $I_{BHLO}$	Bus-Hold Input Overdrive Current	$V_{CC} = 3.6\text{V}$	$V_I = 0$ to $3.6\text{V}$	—	—	$\pm 500$	$\mu\text{A}$

**NOTES:**

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^\circ\text{C}$  ambient.

NEW16link

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I <sub>OH</sub> = - 6mA	2	—	
		Vcc = 2.3V	I <sub>OH</sub> = - 12mA	1.7	—	
		Vcc = 2.7V		2.2	—	
		Vcc = 3.0V		2.4	—	
		Vcc = 3.0V	I <sub>OH</sub> = - 24mA	2	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		Vcc = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
		Vcc = 2.3V	I <sub>OL</sub> = 12mA	—	0.7	
		Vcc = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		Vcc = 3.0V	I <sub>OL</sub> = 24mA	—	0.55	

**NOTE:**

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

## OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	16	18	pF
	Power Dissipation Capacitance Outputs disabled		4	6	

**SWITCHING CHARACTERISTICS<sup>(1)</sup>**

Symbol	Parameter	VCC = 2.5V ± 0.2V		VCC = 2.7V		VCC = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tPHL	Propagation Delay XDx to XQx	1	4.3	1	4	1	3.5	ns
	Propagation Delay XLE to XQx	1	4.6	1	3.9	1	3.5	
tPLH	Propagation Delay XPRE to XQx	1	4.8	1	4.5	1	3.8	
	Propagation Delay xCLR to XQx	1	4.8	1	4.3	1	3.9	
tpZH	3-State Output Enable time XOE to XQx	1	5.8	1	5.3	1	4.4	ns
tpZL	3-State Output Disable time XOE to XQx	1.1	4.3	1.3	4.4	1.3	4	ns
tsu	Set-up time XDx to XLE	0.5	—	0.5	—	0.5	—	ns
tH	Hold time XDx to XLE	0.9	—	0.9	—	0.9	—	ns
tw	XLE pulse width HIGH	1.5	—	1.5	—	1.5	—	ns
	XPRE pulse width LOW	1.5	—	1.5	—	1.5	—	
	XCLR pulse width LOW	1.5	—	1.5	—	1.5	—	
tREM	Recovery time XPRE to XLE	1.5	—	1.5	—	1.5	—	ns
	Recovery time XCLR to XLE	1.5	—	1.5	—	1.5	—	ns
tsk(0)	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps

**NOTES:**

1. See test circuits and waveforms. TA = -40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	V <sub>CC(1)</sub> = 3.3V±0.3V	V <sub>CC(1)</sub> = 2.7V	V <sub>CC(2)</sub> = 2.5V±0.2V	Unit
V <sub>LOAD</sub>	6	6	2 x V <sub>CC</sub>	V
V <sub>IH</sub>	2.7	2.7	V <sub>CC</sub>	V
V <sub>T</sub>	1.5	1.5	V <sub>CC</sub> /2	V
V <sub>LZ</sub>	300	300	150	mV
V <sub>HZ</sub>	300	300	150	mV
C <sub>L</sub>	50	50	30	pF

NEW! Link

### TEST CIRCUITS FOR ALL OUTPUTS



#### DEFINITIONS:

C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.  
R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2.5ns; t<sub>R</sub> ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2ns; t<sub>R</sub> ≤ 2ns.

### SWITCH POSITION

Test	Switch
Open Drain	V <sub>LOAD</sub>
Disable Low	
Enable Low	GND
Disable High	
Enable High	
All Other tests	Open

NEW! Link

### OUTPUT SKEW - t<sub>SK</sub> (x)




t<sub>SK</sub>(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

ALVC Link

#### NOTES:


1. For t<sub>SK</sub>(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t<sub>SK</sub>(b) OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY



ALVC Link


### ENABLE AND DISABLE TIMES



ALVC Link


- NOTE:  
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES



ALVC Link

### PULSE WIDTH



ALVC Link

## ORDERING INFORMATION

IDT	XX	ALVC	X	XX	XXX	XX	
Temp. Range		Bus-Hold		Family	Device Type	Package	
						PV	Shrink Small Outline Package (SO56-1)
						PA	Thin Shrink Small Outline Package (SO56-2)
						PF	Thin Very Small Outline Package (SO56-3)
					843		18-Bit Bus Interface D-Type Latch with 3-State Outputs
					16		Double-Density with Resistors, $\pm 24\text{mA}$
					H		Bus-Hold
					74		-40°C to +85°C



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com\\*](http://www.idt.com)

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.