



2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER

IDTCSPT857C

FEATURES:

- 1 to 10 differential clock distribution
- Optimized for clock distribution in DDR (Double Data Rate) SDRAM applications
- Operating frequency: 60MHz to 220MHz
- Very low skew:
 - <100ps for PC1600 - PC2700
 - <75ps for PC3200
- Very low jitter:
 - <75ps for PC1600 - PC2700
 - <50ps for PC3200
- 2.5V AV_{DD} and 2.5V V_{DQO} for PC1600-PC2700
- 2.6V AV_{DD} and 2.6V V_{DQO} for PC3200
- CMOS control signal input
- Test mode enables buffers while disabling PLL
- Low current power-down mode
- Tolerant of Spread Spectrum input clock
- Available in 48-pin TSSOP and TSVSOP, 40-pin VFQFPN, and 56-pin VFBGA packages

DESCRIPTION:

The CSPT857C is a PLL based clock driver that acts as a zero delay buffer to distribute one differential clock input pair(CLK, \overline{CLK}) to 10 differential output pairs($Y_{[0:9]}$, $\overline{Y}_{[0:9]}$) and one differential pair of feedback clock output(FBOUT, \overline{FBOUT}). External feedback pins(FBIN, \overline{FBIN}) for synchronization of the outputs to the input reference is provided. A CMOS Enable/Disable pin is available for low power disable. When the input frequency falls below approximately 20MHz, the device will enter power down mode. In this mode, the receivers are disabled, the PLL is turned off, and the output clock drivers are tristated, resulting in a current consumption of less than 200 μ A.


The CSPT857C requires no external components and has been optimised for very low I/O phase error, skew, and jitter, while maintaining frequency and duty cycle over the operating voltage and temperature range. The CSPT857C, designed for use in both module assemblies and system motherboard based solutions, provides an optimum high-performance clock source.

The CSPT857C is available in Commercial Temperature Range (0°C to +70°C) and Industrial Temperature Range (-40°C to +85°C). See Ordering Information for details.

APPLICATIONS:

- Meets or exceeds JEDEC standard JESD 82-1A for registered DDR clock driver
- Meets proposed DDR1-400 specification
- For all DDR1 speeds: PC1600 (DDR200), PC2100 (DDR266), PC2700 (DDR333), PC3200 (DDR400)
- Along with SSTV16857, SSTVF16857, SSTV16859, SSTVM16859, SSTVF16859, DDR1 register, provides complete solution for DDR1 DIMMs

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATIONS

	6	Y5	$\overline{Y_6}$	GND	Y7	$\overline{PWR DWN}$	FBIN	VDDQ	FBOUT	$\overline{Y_8}$	Y9
5	$\overline{Y_5}$	Y6	GND	$\overline{Y_7}$	VDDQ	\overline{FBIN}	\overline{FBOUT}	GND	Y8	$\overline{Y_9}$	
4	GND	VDDQ	NC	NC				NC	NC	VDDQ	GND
3	GND	VDDQ	NC	NC				NC	NC	VDDQ	GND
2	$\overline{Y_0}$	Y1	GND	$\overline{Y_2}$	VDDQ	\overline{CLK}	AVDD	GND	Y3	$\overline{Y_4}$	
1	Y0	$\overline{Y_1}$	GND	Y2	VDDQ	CLK	VDDQ	AGND	$\overline{Y_3}$	Y4	
	A	B	C	D	E	F	G	H	J	K	

VFBGA
TOP VIEW

56 BALL VFBGA PACKAGE LAYOUT



TEST CIRCUIT AND SWITCHING WAVEFORMS




Figure 1. Output Load






Figure 2. Output Load Test Circuit

TEST CIRCUIT AND SWITCHING WAVEFORMS



$$t_{\text{jit(cc)}} = t_{\text{cycle } n} - t_{\text{cycle } n+1}$$

Figure 3. Cycle-to-Cycle jitter



$$t(\phi) = \frac{\sum_{n=1}^{N} t(\phi)_n}{N} \quad (N \text{ is a large number of samples})$$

Figure 4. Static Phase Offset






Figure 5. Output Skew

TEST CIRCUIT AND SWITCHING WAVEFORMS



$$t_{jit(per)} = t_{cycle\ n} - \frac{1}{f_0}$$

Figure 6. Period jitter



$$t_{jit(hper)} = t_{half\ period\ n} - \frac{1}{2*f_0}$$

Figure 7. Half-Period jitter

TEST CIRCUIT AND SWITCHING WAVEFORMS



Figure 8. Input and Output Slew Rates

APPLICATION INFORMATION

Clock Structure	# of SDRAM Loads per Clock	Clock Loading on the PLL outputs (pF)	
		Min.	Max.
#1	2	4	7
#2	4	8	14

APPLICATION INFORMATION




Figure 9. Clock Structure 1




Figure 10. Clock Structure 2

NOTE:

1. Memory module vendors may need to adjust the feedback capacitive load in order to meet DDR SDRAM registered DIMM timing requirements.

ORDERING INFORMATION

Device Type	Package	Process	
		Blank	0°C to +70°C (Commercial) -40°C to +85°C (Industrial)
		I	
		PA	Thin Shrink Small Outline Package
		PAG	TSSOP - Green
		PF	Thin Very Small Outline Package
		BV	Very Fine Pitch Ball Grid Array
		NL	Thermally-Enhanced Plastic Very Fine Pitch
		NLG	Flat No Lead Package MLF - Green
		857C	2.5V - 2.6V PLL Differential 1:10 SDRAM Clock Driver



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459