

1M X28ST010 128K x 8 Bit

High Temperature, 5 Volt, Byte Alterable E²PROM

1

FEATURES

- 185°C Full Functionality
- Simple Byte and Page Write
 - —Single 5V Supply
 - -Self-Timed
 - No Erase Before Write
 - No Complex Programming Algorithms
 - No Overerase Problem
- Highly Reliable Direct Write™ Cell
 - -Endurance: 10,000 Write Cycles
 - -Data Retention: 100 Years
 - Higher Temperature Functionality is Possible by Operating in the Byte Mode.


DESCRIPTION

The Xicor X28ST010 is a 128K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology which provides Xicor products superior high temperature performance characteristics. Like all Xicor programmable non-volatile memories the X28ST010 is a 5V only device. The X28ST010 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard EPROMs.


The X28ST010 supports a 256-byte page write operation, effectively providing a 19 μ s/byte write cycle and enabling the entire memory to be typically written in less than 2.5 seconds.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 100 years.

PIN CONFIGURATIONS



PGA



PIN DESCRIPTIONS

Addresses (A₀-A₁₆)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{\text{CE}}$ is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X28ST010 through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X28ST010.


Back Bias Voltage (V_{BB})

It is required to provide -3V on V_{BB} pin. This negative voltage improves higher temperature functionality.

PIN NAMES

Symbol	Description
A ₀ -A ₁₆	Address Inputs
I/O ₀ –I/O ₇	Data Input/Output
WE	Write Enable
CE	Chip Enable
ŌĒ	Output Enable
V_{BB}	-3V
V _{CC}	+5V
V _{SS}	Ground
NC	No Connect

FUNCTIONAL DIAGRAM



DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X28ST010 supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5ms.

Page Write Operation

The page write feature of the X28ST010 allows the entire memory to be written in 5 seconds. Page write allows two to two hundred fifty-six bytes of data to be consecutively written to the X28ST010 prior to the commencement of the internal programming cycle. The host can fetch data from another device within the system during a page write operation (change the source address), but the page address (A_8 through A_{16}) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.

The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to two hundred fifty-six bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100 μ s.

HARDWARE DATA PROTECTION

The X28ST010 provides three hardware features that protect nonvolatile data from inadvertent writes.

 Noise Protection—A WE pulse less than 10ns will not initiate a write cycle.

- Default V_{CC} Sense—All functions are inhibited when V_{CC} is ≤3.4V.
- Write inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during power-up and power-down, maintaining data integrity.

SYSTEM CONSIDERATIONS

Because the X28ST010 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

It has been demonstrated that markedly higher temperature performance can be obtained from this device if $\overline{\text{CE}}$ is left enabled throughout the read and write operation.

To gain the most benefit it is recommended that $\overline{\text{CE}}$ be decoded from the address bus and be used as the primary device selection input. Both $\overline{\text{OE}}$ and $\overline{\text{WE}}$ would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28ST010 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a $0.1\mu F$ high frequency ceramic capacitor be used between V_{CC} and V_{SS} at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a $4.7\mu F$ electrolytic bulk capacitor be placed between V_{CC} and V_{SS} for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

ABSOLUTE MAXIMUM RATINGS*

55°C to +185°C
1V to +7V
5mA
300°C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMEND OPERATING CONDITIONS

Temperature	Min.	Max.
High Temp.	0°C	+185°C ±5%

Supply Voltages	Limits
X28ST010	5V ±5%
Back Bias Voltage: v	-3V ±5%

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

		Limits			
Symbol	Parameter	Min.	Max.	Units	Test Conditions
I _{cc}	V _{CC} Current (Active) (TTL Inputs)		50	mA	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH},$ All I/O's = Open, Address Inputs = .4V/2.4V Levels @ f = 5MHz
I _{SB1}	V _{CC} Current (Standby) (TTL Inputs)		3	mA	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V_{IH}
ILI	Input Leakage Current		20	μΑ	$V_{IN} = V_{SS}$ to V_{CC}
I _{LO}	Output Leakage Current		20	μΑ	$V_{OUT} = V_{SS}$ to V_{CC} , $\overline{CE} = V_{IH}$
V _{IL} (1)	Input LOW Voltage	-1	0.6	V	
V _{IH} (1)	Input HIGH Voltage	2.2	V _{CC} + 1	V	
V _{OL}	Output LOW Voltage		0.5	V	I _{OL} = 1mA
V _{OH}	Output HIGH Voltage	2.6		V	$I_{OH} = -400 \mu A$
I _{BB}	Back Bias Current		200	μΑ	$V_{BB} = -3V \pm 10\%$

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

POWER-UP TIMING

Symbol	Parameter	Max.	Units
t _{PUR} (2)	Power-up to Read Operation	100	μs
t _{PUW} (2)	Power-up to Write Operation	5	ms

CAPACITANCE $T_A = +25^{\circ}C$, f = 1MHz, $V_{CC} = 5V$

Symbol	Parameter	Max.	Units	Test Conditions
C _{I/O} (2)	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C _{IN} (2)	Input Capacitance	10	pF	$V_{IN} = 0V$

ENDURANCE AND DATA RETENTION

Parameter	Min.	Max.	Units
Endurance	10,000		Cycles per Byte
Data Retention	100		Years


A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	1.5V

MODE SELECTION


CE	ŌΕ	WE	Mode	I/O	Power
L	L	Н	Read	D _{OUT}	Active
L	Н	L	Write	D _{IN}	Active
Н	Х	Х	Standby and	High Z	Standby
			Write Inhibit		
Х	L	Х	Write Inhibit	_	_
X	X	Н	Write Inhibit	_	_

EQUIVALENT A.C. LOAD CIRCUIT



Notes: (2) This parameter is periodically sampled and not 100% tested.

SYMBOL TABLE




A.C. CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

Read Cycle Limits

		X28S1	X28ST010-20		X28ST010-25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
t _{RC}	Read Cycle Time	200		250		ns
t _{CE}	Chip Enable Access Time		200		250	ns
t _{AA}	Address Access Time		200		250	ns
t _{OE}	Output Enable Access Time		50		50	ns
t _{LZ} ⁽³⁾	CE LOW to Active Output	0		0		ns
t _{OLZ} (3)	OE LOW to Active Output	0		0		ns
t _{HZ} ⁽³⁾	CE HIGH to High Z Output		50		50	ns
t _{OHZ} (3)	OE HIGH to High Z Output		50		50	ns
t _{OH}	Output Hold from Address Change	0		0		ns

Read Cycle




Notes: (3) t_{LZ} min., t_{HZ} , t_{OLZ} min., and t_{OHZ} are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured, with $C_L = 5pF$, from the point when \overline{CE} or \overline{OE} return HIGH (whichever occurs first) to the time when the outputs are no longer driven.

Write Cycle Limits


Symbol	Parameter	Min.	Max.	Units
t _{wc} ⁽⁴⁾	Write Cycle Time		10	ms
t _{AS}	Address Setup Time	20		ns
t _{AH}	Address Hold Time	100		ns
t _{CS}	Write Setup Time	0		ns
t _{CH}	Write Hold Time	0		ns
t _{CW}	CE Pulse Width	200		ns
t _{OES}	OE HIGH Setup Time	10		ns
t _{OEH}	OE HIGH Hold Time	10		ns
t _{WP}	WE Pulse Width	200		ns
t _{WPH}	WE HIGH Recovery	200		ns
t _{DV}	Data Valid		1	μs
t _{DS}	Data Setup	100		ns
t _{DH}	Data Hold	25		ns
t _{DW}	Delay to Next Write	10		μs
t _{BLC}	Byte Load Cycle	0.4	100	μs

WE Controlled Write Cycle




Notes: (4) t_{wc} is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to complete internal write operation.

CE Controlled Write Cycle




Page Write Cycle





Notes: (5) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW: e.g. this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

(6) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

32-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D









NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


32-LEAD CERAMIC FLAT PACK TYPE F






NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

36-LEAD CERAMIC PIN GRID ARRAY PACKAGE TYPE K



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


32-LEAD CERAMIC SMALL OUTLINE GULL WING PACKAGE TYPE R



NOTES:

- 1. ALL DIMENSIONS IN INCHES
- 2. FORMED LEAD SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 0.004 INCHES

ORDERING INFORMATION



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.