SIMTEK CORP



STK12C68

CMOS nvSRAM

8K x 8 High Performance AutoStoreTM Nonvolatile Static RAM

PRFI IMINARY

FEATURES


- 30, 35 and 45ns Access Times
- 15 mA I_{CC} at 200ns Access Speed
- Automatic STORE to EEPROM on Power Down
- Hardware or Software initiated STORE to **FFPROM**
- Automatic STORE Timing
- 10⁴ or 10⁵ STORE cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic RECALL on Power Up
- Software initiated RECALL from EEPROM
- Unlimited RECALL cycles from EEPROM
- Single 5V±10% Operation
- Commercial and Industrial Temperatures
- Available in multiple standard packages

DESCRIPTION

The Simtek STK12C68 is a fast static RAM (30, 35 and 45ns), with a nonvolatile EEPROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation) take place automatically upon power down using charge stored in an external 100 µF capacitor. Transfers from the EEPROM to the SRAM (the RECALL operation) take place automatically on power up. Software sequences may also be used to initiate both STORE and RECALL operations. A STORE can also be initiated via a single pin.

The STK12C68 is available in the following packages: a 28-pin 300 mil ceramic and plastic DIP, a 28-pin 600 mil plastic DIP and a 28-pin SOIC. Military versions are also planned.

LOGIC BLOCK DIAGRAM



PIN CONFIGURATIONS

VCAP A 12 D A 5 D A 4 D A 2 D	1 2 3 4 5 6 7 8	20 27 28 25 24 23 22 21	Б	VCCX W HSB A 0 A 11 G
A, [•	21	Б	A 10
^, D		21 20		A 10
A,C	10	19	Þ	DQ 7
∞,□	12	17	K	DQ s
∞ • □	13	15	þ	DQ 4
Vss 🗆	14	15	μ	DQ 3

28 - 300 CDIP 28 - 600 PDIP 28 - 300 PDIP 28 - 350 SOIC

PIN NAMES

A ₀ - A ₁₂	Address Inputs
W	Write Enable
DQ ₀ - DQ ₇	Data In/Out
Ē	Chip Enable
G	Output Enable
V _{CCX}	Power (+5V)
V _{SS}	Ground
V _{CAP}	Capacitor
HSB	Hardware Store/Busy

ABSOLUTE MAXIMUM RATINGS^a

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)$

		СОММ	ERCIAL	INDUS	TRIAL			
SYMBOL	PARAMETER	MEN	MAX	MIN	MAX	UNITS	NOTES	
lcc ₁ b	Average V _{CC} Current		85		95	mA	t _{AVAV} = 30ns	
			80		85	mA.	t _{AVAV} = 35ns	
			75		80	mA	t _{AVAV} = 45ns	
lcc2	Average V _{CC} Current During STORE		6		6	mA	all inputs ≤ 0.2V or ≥ (V _{CC} - 0.2V)	
lcc3 b	Average V _{CC} Current	+	15		15	mA	E ≤ 0.2V, W ≥ (V _{CC} - 0.2V)	
	at t _{AVAV} = 200ns						others $\leq 0.2V$ or $\geq (V_{CC} - 0.2V)$	
SB ₁ °	Average V _{CC} Current		35		39	mA.	t _{AVAV} = 30ns	
·	(Standby, Cycling TTL Input Levels)		32		35	mA.	t _{AVAV} = 35ns	
		-	28		32	m A	t _{AVAV} = 45ns	
			1				E ≥ V _{IH} ; all others cycling	
¹se₂°	Average V _{CC} Current		3		3	mA	E ≥ (V _{CC} - 0.2V)	
•	(Standby, Stable CMOS input Levels)	İ					all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$	
SB3°	Average V _{CC} Current		2		2	mA	E ≥ (V _{CC} - 0.2V)	
Ĭ	(Standby, CMOS Levels, V _{CCX} @ 0V)	1					all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$	
lıuk	Input Leakage Current (Any Input)		±1		±1	μΑ	V _{CC} = max	
							VIN = VSS to VCC	
l _{oLK}	Off State Output Leakage Current		±5		±5	μА	V _{CC} = max	
			į				V _{OUT} = V _{SS} to V _{CC}	
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} +.5	2.2	V _{CC} +.5	ν	All Inputs	
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.8	ν	All Inputs	
V _{OH}	Output Logic "1" Voltage	2.4		2.4		ν	I _{OUT} = -4mA except HSB	
V _{OL}	Output Logic "0" Voltage		0.4		0.4	٧	I _{OUT} = 8mA except HSB	
TA	Operating Temperature	0	70	-40	85	°C		

Note b: ICC, and ICC3 are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing Ē≥ V_{IH} will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: VCC reference levels throughout this datasheet refer to VCCX if that is where the power supply connection is made, or VCAP if VCCX is connected to ground.

AC TEST CONDITIONS

	Input Pulse Levels
	Input Rise and Fall Times ≤ 5ns
	Input and Output Timing Reference Levels 1.5V
İ	Output Load See Figure 1

CAPACITANCE (T_A=25°C, f=1.0MHz)^e

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	Input Capacitance	5	рF	ΔV = 0 to 3V
C _{OUT}	Output Capacitance	7	рF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

SRAM MEMORY OPERATION

READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBOL	s		STK12	C68-30	STK12C68-35		STK12C68-45		ПИПТЕ
NO.	#1, #2	Alt	PARAMETER		MAX	MIN	MAX	MIN	MAX	UNITS
1	t _{ELOV}	tACS	Chip Enable Access Time		30		35		45	ns
2	1 _{AVAVR}	t _{RC}	Read Cycle Time	30		35		45		ns
3	t _{AVOV} g	taa	Address Access time		30		35		45	ns
4	t _{GLOV}	¹o∈	Output Enable to Data Valid		15		20		25	ns
5	t _{AXQX}	t _{ОН}	Output Hold After Address Change	5		5		5		ns
6	t _{ELOX}	1 _{LZ}	Chip Enable to Output Active	5		5		5		пв
7	t _{EHQZ} h	t _{HZ}	Chip Disable to Output Inactive		12		15		20	ПB
8	t _{GLQX}	touz	Output Enable to Output Active	0		0		0		ns
9	t _{GHQZ} h	tonz	Output Disable to Output Inactive		12		15		20	ne
10	1ELICCH®	t _{PA}	Chip Enable to Power Active	0		0		0		ns
11	t _{EHICCL} c,●	t _{PS}	Chip Enable to Power Standby		25		25		25	ns

Note c: Bringing Ē≥ V_{IH} will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.


Note e: Parameter guaranteed but not tested.

Note f: For READ CYCLE #1 and #2, W is high for entire cycle.


Note g: Device is continuously selected with \bar{E} low and \bar{G} low.

Note h: Measured ± 200mV from steady state output voltage. Load capacitance is 5pF.

READ CYCLE #1 f,g



READ CYCLE #2 f



WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$


	s	YMBOLS			STK12	C68-30	STK12	C68-35	STK12C68-45		UNITS
NO.	#1	#2	Alt.	PARAMETÉR	MIN	MAX	MIN	MAX	Min	MAX	UNITS
12	TAVAVW	tavavw	twc	Write Cycle Time	30		35		45		ns
13	twLwH	t _{WLEH}	¹₩P	Write Pulse Width	25		30		35		ns
14	[†] ELWH	t _{ELEH}	tcw	Chip Enable to End of Write	25		30		35		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	12		15		20		ns
16	t _{whDx}	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		ns
17	^t avwh	t _{AVEH}	t _{AW}	Address Set-up to End of Write	25		30		35		ns
18	TAVWL	t _{AVEL}	1 _{AS}	Address Set-up to Start of Write	0		0		0		ns
19	1 _{WHAX}	t _{EHAX}	1 _{WR}	Address Hold After End of Write	0		0		0		ns
20	tw.cozh j		1 _{wz}	Write Enable to Output Disable		12		15		20	ns
21	¹ whax		1 _{ow}	Output Active After End of Write	5		5		5		ns

Note h: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note i: Ē or W must be ≥VIH during address transitions.

Note j: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high impedance state.

WRITE CYCLE #1: W CONTROLLED



WRITE CYCLE #2: E CONTROLLED I



HIGH IMPEDANCE DATA OUT

NONVOLATILE MEMORY OPERATION

MODE SELECTION

Ē	W	HSB	A ₁₂ - A ₀ (hex)	MODE	1/0	POWER	NOTES
Н	Х	Н	X	Not Selected	Output High Z	Standby	
L	Н	н	X	Read SRAM	Output Data	Active	1
L	L	Н	X	Write SRAM	Input Data	Active	
L	Н	Н	0000	Read SRAM	Output Data	Active	k,i
			1555	Read SRAM	Output Data		k,i
	,		OAAA	Read SRAM	Output Data		k,i
			1FFF	Read SRAM	Output Data		k,l
			10F0	Read SRAM	Output Data		k,l
			OFOF	Nonvolatile STORE	Output High Z		k
L	Н	Н	0000	Read SRAM	Output Data	Active	k,i
			1555	Read SRAM	Output Data		k,i
			CAAA	Read SRAM	Output Data	1	k,i
		1	1FFF	Read SRAM	Output Data		k,l
			10F0	Read SRAM	Output Data	1	k,l
	1		OFOE	Nonvolatile RECALL	Output High Z	1	k
Х	X	L	X	STORE/Inhibit	Output High Z	I _{CC2} /Standby	m

Note k: The six consecutive addresses must be in order listed - (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a STORE cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

Note I: I/O state assumes that $\overline{G} \le V_{1L}$. Activation of nonvolatile cycles does not depend on the state of \overline{G} .


Note m: HSB initiated STORE operation actually occurs only if a WRITE has been done since last STORE operation. After the STORE (if any) completes, the part will go into standby mode inhibiting all operation until HSB rises.

HARDWARE STORE / RECALL

NO.	SYMBOLS		PARAMETER	MIN	MAX	UNITS	NOTES
22	¹ RECALL		RECALL Cycle Duration		20	με	
23	t _{STORE}	tньнн	STORE Cycle Duration		10	ms	V _{CC} ≥ 4.5V
24	[†] PD <i>STORE</i>		Power Down STORE Duration		12	ms	
25	[†] DELAY	t _{HLOZ}	HSB Low to Inhibit On	1		με	
26	^t recover	t _{HHQX}	HSB High to Inhibit Off		25	ns	
28	†ASSERT	t _{HLHX}	External STORE Pulse Width	250		ns	Note e
	V _{SWITCH}		Low Voltage Trigger Level	4.1	4.3	V	
	IHSB_OL		HSB Output Low Current	3		mA	HSB = V _{OL} , Note e, n
	1 _{НЅВ_ОН}		HSB Output High Current	5	60	μА	HSB = V _{IL} , Note e, n

Note e: These parameters guaranteed but not tested.

HISB is an I/O that has a weak internal pullup; it is basically an open drain output. It is meant to allow up to 32 STK12C68s to be ganged together for simultaneous storing. Do not use HSB to pullup any external circultry other than other STK12C68 HSB pins.



SOFTWARE STORE/RECALL CYCLE

 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBO	LS	DADAMETED	STK12	STK12C68-30		STK12C68-35		STK12C68-45	
NO.	D. Std. Alt. PARAME		PARAMETER	Min	MAX	MIN	MAX	MIN	MAX	UNITS
29	† _{AVAVN}	1 _{RC}	Store/Recall Initiation Cycle Time	30		35		45		ns
30	t _{ELQZ} °		Chip Enable to Output Inactive		75		75		75	ns
31	[†] AVELN	1 _{AE}	Address Set-up to Chip Enable	0		0		0		ns
32	t _{ELEHN} P.q	t _{EP}	Chip Enable Pulse Width	20		25		35		ns
33	¹ EHAXN	1 _{EA}	Chip Disable to Address Change	0		0		0		ns

Note o: Once the software STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.

Note p: Noise on the E pin may trigger multiple read cycles from the same address and abort the address sequence.


Note q: If the Chip Enable Pulse Width is less than t_{ELOY} (see READ CYCLE #2) but greater than or equal to t_{ELEHN}, then the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated.

Note r: W must be HIGH when E is LOW during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or LOW throughout.

Addresses #1 through #6 are found in the MODE SELECTION table. Address #6 determines whether the STK12C68 performs a STORE or RECALL.

A RECALL cycle is also initiated automatically at power up when V_{CC} exceeds V_{SWITCH}. t_{RECALL} is measured from the point at which V_{CC} exceeds 4.5V.

SOFTWARE STORE/RECALL CYCLE q,r



DEVICE OPERATION

The STK12C68 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the STORE operation) or from EEPROM to SRAM (the RECALL operation). In this mode SRAM functions are disabled.

STORE cycles may be initiated under user control via a software sequence or HSB assertion and are also automatically initiated when the power supply voltage level of the chip falls below V_{SWITCH}. RECALL operations are automatically initiated upon power-up and whenever the power supply voltage level rises above V_{SWITCH}. RECALL cycles may also be initiated by a software sequence.

SRAM READ

The STK12C68 performs a READ cycle whenever E and G are LOW and HSB and W are HIGH. The address specified on pins A₀₋₁₂ determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of tayov. If the READ is initiated by E or G, the outputs will be valid at tel ov or at tel ov, whichever is later. The data outputs will repeatedly respond to address changes within the tayou access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought HIGH or \overline{W} or \overline{HSB} is brought LOW.

SRAM WRITE

A write cycle is performed whenever \overline{E} and \overline{W} are LOW and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either E or Wgo HIGH at the end of the cycle. The data on pins DQ₀₋₇ will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an E controlled WRITE.

It is recommended that G be kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If G is left LOW, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes LOW.

SOFTWARE STORE

The STK12C68 software STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the STK12C68 implements nonvolatile operation while remaining compatible with standard 8Kx8 SRAMs. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into the nonvolatile elements. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of addresses is used for STORE initiation, it is critical that no other read or write accesses intervene in the sequence or the sequence will be aborted.

To initiate the STORE cycle the following READ sequence must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	OAAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0F (hex)	Initiate STORE Cycle

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \overline{G} be LOW for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE RECALL

A RECALL cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the STORE initiation. To initiate the RECALL cycle the following sequence of READ operations must be performed:

1.	Read address	0000(hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0E (hex)	Initiate RECALL Cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

During power up, or after any low power condition $(V_{CAP} < V_{SWITCH})$, when V_{CAP} exceeds the sense voltage of V_{SWITCH}, a RECALL cycle will automatically be initiated. After the initiation of this automatic RE-CALL, if VCAP falls below VSWITCH, then another RE-CALL operation will be performed whenever VCAP again rises above V_{SWITCH}.

HARDWARE PROTECT

The STK12C68 offers hardware protection against inadvertent STORE operation during low voltage conditions. When V_{CAP} < V_{SWITCH}, all externally initiated STORE operations will be inhibited.

HSB OPERATION

The Hardware Store Busy pin (HSB) is an open drain circuit acting as both input and output to perform two different functions. When driven low by the internal chip circuitry it indicates that a STORE operation (initiated via any means) is in progress within the chip. When driven low by external circuitry for longer than tassert, the chip will conditionally initiate a STORE operation after topi Ay.

READ and WRITE operations that are in progress when HSB is driven low (either by internal or external circuitry) will be allowed to complete before the STORE operation is performed, in the following manner. After HSB goes low, the part will continue normal SRAM operations for tDELAY. During tDELAY, a transition on any address or control signal will terminate SRAM operation and cause the STORE to commence. Note that if an SRAM write is attempted after HSB has been forced low, the write will not occur and the STORE operation will begin immediately.

In order to allow a bank of STK12C68s to perform synchronized STORE functions, the HSB pin from a number of chips may be connected together. Each chip contains a small internal current source to pull HSB HIGH when it is not being driven low. To decrease the sensitivity of this signal to noise generated on the PC board, it may optionally be pulled to V_{CCX} via an external resistor with a value such that the combined load of the resistor and all parallel chip connections does not exceed IHSB OL at Vol. Do not connect this or any other pull-up to the VCAP node.

If HSB is to be connected to external circuits other than other STK12C68s, an external pull-up resistor should be used.

During any STORE operation, regardless of how it was initiated, the STK12C68 will continue to drive the HSB pin low, releasing it only when the STORE is complete. Upon completion of a STORE operation, the part will be disabled until HSB actually goes HIGH.

AUTOMATIC STORE OPERATION

During normal operation, the STK12C68 will draw current from V_{CCX} to charge up a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single STORE operation. After power up, when the voltage on the V_{CAP} pin drops below V_{SWITCH}, the part will automatically disconnect the V_{CAP} pin from V_{CCX} and initiate a STORE operation.

Figure 1 shows the proper connection of capacitors for automatic store operation. The charge storage capacitor should have a capacity of at least $100\mu F (\pm 20\%)$ at 6V. Each STK12C68 must have its own 100μF capacitor. Each STK12C68 must have a high quality, high frequency bypass capacitor of 0.1µF or greater connected between V_{CAP} and V_{SS}, also using leads and traces that are as short as possible.

If AutoStore function is not required, then V_{CAP} should be tied directly to the power supply and V_{CCX} should be tied to ground. In this mode, STORE operations may be triggered through software control or the HSB pin. In either event, V_{CAP} (Pin 1) must always have a proper bypass capacitor connected to it.

In order to prevent unneeded STORE operations, automatic STOREs as well as those initiated by externally driving HSB LOW will be ignored unless at least one WRITE operation has taken place since the most recent STORE cycle. Note that if HSB is driven low via external circuitry and no WRITEs have taken place, the part will still be disabled until HSB is allowed to return HIGH. Software initiated STORE cycles are performed regardless of whether or not a WRITE operation has taken place.

LOW AVERAGE ACTIVE POWER

The STK12C68 has been designed to draw significantly less power when E is LOW (chip enabled) but the access cycle time is longer than 55ns. Figure 2 below shows the relationship between I_{CC} and access times for READ cycles. All remaining inputs are assumed to cycle, and current consumption is given for all inputs at CMOS or TTL levels, over the commercial temperature range. Figure 3 shows the same relationship for WRITE cycles. When E is HIGH, the chip consumes only standby currents, and these plots do not apply.

The cycle time used in Figure 2 corresponds to the length of time from the later of the last address transition or \overline{E} going LOW to the earlier of \overline{E} going HIGH or the next address transition. W is assumed to be HIGH. while the state of G does not matter. Additional current is consumed when the address lines change state while E is asserted. The cycle time used in Figure 3 corresponds to the length of time from the later of W or E going LOW to the earlier of W or E going HIGH.

The overall average current drawn by the part depends on the following items: 1) CMOS or TTL input levels; 2) the time during which the chip is disabled (E HIGH); 3) the cycle time for accesses (E LOW); 4) the ratio of reads to writes; 5) the operating temperature and; 6) the V_{CC} level.




Figure 1. Schematic Diagram




Figure 2. I_{CC} (Max) Reads




Figure 3. I_{CC} (Max) Writes

Note: Typical at 25° C

ORDERING INFORMATION

