Alcatel 1964 TRX SDH / SONET integrated modules SERDES Transceiver (Transponder) STM-64 / OC-192



These SERDES Transceivers are intended to be used at 10 Gbit/s optical SDH and SONET bit rate and provide electrical accesses at lower 622 Mbit/s bit rate. The modules are housed in a space-saving 300-pin package, providing the same electrical access for overall applications. The transmitter side contains an in-house cooled EA-ILM laser with a laser driver and temperature control loop. The transmit path starts with 16:1 serializer Asic. The receiver contains an in-house III-V PIN detector with preamplifier in a front-end module, a main amplifier Asic, a clock and data recovery function with accurate decision circuit. The receive path ends with 1: 16 deserializer Asic. The Alcatel 1964 TRX family is a range of SERDES transceivers modules, providing convenient and flexible optical interfaces for SDH / SONET systems operating at 9.95 Gbit/s or 10.709 Gbit/s and exceed the applicable ITU-T G.691, Telcordia GR-253-ed.3 and Optical Interworking Forum OIF99.102 standards.

Features

- New International Standard
- Multisource Optical Interfaces
- Upward compatibility with the different features
- Applications: Short-Reach or Intra-Office (25 km) and Intermediate-Reach or Short-Haul (40 km)
- Optical 9.95 Gbit/s rate or 10.709 Gbit/s rate (FEC)
- Electrical 622 Mbit/s rate or 669 Mbit/s rate (FEC)
- Operating at 1.5 µm wavelength
- Full performance in operating case temperature from 5 to + 65 °C
- Space-saving package: 3.5 inch x 4 inch (8.9 cm x 10.16 cm)
- Alcatel Reliability and Qualification Program for built in quality

Transmitter:

- EA-ILM 1.5μ cooled laser
- Up to +2 dBm optical output
- 16x2 input data 622 Mbit/s LVDS
- 1x2 ref. clock 155 or 622 MHz PECL compatible
- Shut down command
- Analog monitoring
- Digital alarms
- Power supplies: +5 V, 5 V & + 3.3 V
- Power consumption: 4.2 W typical Receiver:
- InGaAs PIN-preamp detector
- High typical sensitivity 15 dBm
- 16x2 output data 622 Mbit/s LVDS
- 1x2 ref. clock 155 MHz PECL compatible
- Analog monitoring
- Digital alarms
- Power supplies: +5 V, -5 V & + 3.3 V
- Power consumption: 2.8 W typical

Applications

Used in transmission systems from high-speed for intermediate-reach to long-reach applications, the Alcatel 1900 TRX family operates at SONET OC-192 rates as well as at ITU-T SDH STM-64 rates. Covering all types of SDH / SONET optical interfaces (tributaries and aggregates) the Alcatel 1900 TRX modules are suitable for line systems, Add Drop Multiplexers and digital cross-connects as well as ATM or IP switches and routers.

As part of the global Alcatel 1900 TRX family, the Alcatel 1964 TRX Short-Haul module is the first version for all types of STM-64 (Intra-office, Short-Haul and Long-Haul) and OC-192 (Short-Reach, Intermediate-Reach and Long-Reach) optical interfaces. These modules ensure ease of use and offer new flexibility to get 10 Gbit/s optical links to system designers.





Optical characteristics

| Condition | Symb | Min I-€ | Typ 64.2 / SF | Max R-2 | Min S-6 | Typ 64.2b / II | Max R-2 | Unit |
|-----------|--|--|---|--|--|---|------------------|--|
| Note 1 | | | 25 | | | 40 | | Km |
| Note 1 | | 0 | | 7 | 3 | | 11 | dB |
| Note 1 | | | | 500 | | | 800 | ps/nm |
| | | | | 2 | | | 2 | dB |
| | | | | | | | | |
| | λс | 1530 | 1550 | 1565 | 1530 | 1550 | 1565 | nm |
| Note 3 | S _{NOM} | - 5 | | - 1 | - 1 | | + 2 | dBm |
| Note 4 | Δλ | | | 1 | | | 1 | nm |
| | | 30 | | | 30 | | | dB |
| Note 5 | Er | 8.2 | | | 8.2 | | | dB |
| | S _{IDLE} | | -50 | -40 | | -50 | -40 | dBm |
| Note 2 | | | | 0.1 | | | 0.1 | Ulpp |
| | | | | 24 | | | 24 | dB |
| | | | | | | | | |
| Note 6 | R _{NOM} | - 14 | - 15 | | - 14 | - 15 | | dBm |
| Note 6 | R _{NOM} | - 1 | | | - 1 | | | dBm |
| Note 2 | | | | 0.1 | | | 0.1 | Ulpp |
| | | | | - 27 | | | - 27 | dB |
| | Note 1 Note 1 Note 1 Note 3 Note 4 Note 5 Note 2 Note 6 Note 6 | $\begin{array}{c cccc} Note & 1 & & \\ Note & 1 & & \\ Note & 1 & & \\ \hline & & \lambda c & \\ Note & 3 & & \\ Note & 3 & & \\ Note & 4 & & \Delta \lambda & \\ \hline & Note & 4 & & \Delta \lambda & \\ \hline & Note & 5 & & Er & \\ & & & S_{IDLE} & \\ \hline & Note & 2 & & \\ \hline & Note & 6 & & \\ R_{NOM} & & \\ \hline & Note & 6 & & \\ R_{NOM} & & \\ \hline \end{array}$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Note 1 25 Note 1 25 Note 1 0 7 3 Note 1 500 2 | Note 1 25 40 | I-64.2 / SR-2 S-64.2b / IR-2 Note 1 25 40 Note 1 0 7 3 11 Note 1 500 800 2 2 2 λc 1530 1550 1565 1530 1550 1565 Note 3 S _{NOM} -5 -1 -1 + 2 1 Note 4 Δλ 1 |

- Note 1: Optical budgets are defined based on Telcordia GR-253-ed.3 & ITU-T G.691.
- Note 2: From 50 kHz to 80 MHz bandwidth and no jitter on TxREFCLK.
- Note 3: Measured at connector interface.
- Note 4: The maximum full width of the central wavelength peak; measured 20 dB down from the maximum amplitude under modulation condition NRZ at 9.95328 Gbit/s and PRBS 2^{23} -1.
- Note 5: Measured at connector interface under modulation conditions NRZ at 9.95328 Gbit/s and PRBS 2²³-1.
- Note 6: Measured at BER 10⁻¹² and under modulation conditions NRZ at 9.95328 Gbit/s and PRBS 2²³-1
- All parameters are specified End-of-Life within the overall relevant operating temperature range.
- The typical values are referenced to + 25 °C, nominal power supply, beginning of life.

Electrical characteristics

| Parameter | Condition | Symbol | Min | Typical | Max | Unit |
|---|-------------------------|-----------------------|--------|---------|--------|------|
| Negative supply voltage | | V _{EE} | - 4.94 | - 5.2 | - 5.45 | V |
| Negative supply current | | I _{EE} | | 900 | 1300 | mA |
| 1 st Positive supply voltage | | V_{DD} | 3.13 | 3.3 | 3.47 | V |
| 1 st Positive supply current | | I _{DD} | | 760 | 2000 | mA |
| 2 nd Positive supply voltage | | V_{CC} | 4.75 | 5.0 | 5.25 | V |
| 2 nd Positive supply current | | I _{cc} | | 130 | 200 | mA |
| Power dissipation | Total | | | 7.0 | 14 | W |
| Common mode LVDS input voltage | | LVDS _{VI} | 800 | | 1700 | mV |
| Differential LVDS input swing | | LVDS _{VIDTH} | 100 | | 1000 | mV |
| LVDS output differential voltage | Note 7 | LVDS _{VOD} | 250 | | 600 | mVpp |
| LVDS differential input impedance | | LVDS _{RIN} | 80 | | 120 | Ω |
| LVTTL input low voltage | | LVTTL _{VIL} | 0 | | 0.8 | V |
| LVTTL input high voltage | | LVTTL _{VIH} | 2.0 | | 3.3 | V |
| LVTTL input low current | $V_{IN} = 0.5 \ V$ | $LVTTL_{IIL}$ | -500 | | | μΑ |
| LVTTL input high current | $V_{IN} = 2.4 V$ | LVTTL _{IIH} | | | 50 | μΑ |
| LVTTL output low voltage | $I_{OL} = 4 \text{ mA}$ | LVTTL _{VOL} | | | 0.4 | V |
| LVTTL output high voltage | $I_{OH} = -100 \mu A$ | LVTTL _{VOH} | 2.4 | | | V |
| LVPECL differential input voltage swing | Note 8 | LVPECL VDIF | 300 | · | 930 | mV |


Note 7: Peak to peak single ended voltage.

Note 8: Internally AC coupled

All parameters are specified End-of-Life within the overall relevant operating temperature range. The typical values are referenced to + 25 °C, nominal power supply, beginning of life.



Outline drawing



Framer to Transceiver clocking

SONET Framer TxDin TxPICLK TxPCLK RxDout RxPOCLK RxMCLK RxMCLK RxREFCLK

Clocking definition

| TxREFCLK | Transmitter Reference Clock Input: Differential clock PECL compatible input, internally AC coupled with 50 Ω terminated. |
|----------|---|
| TxDin | Transmitter Parallel Data Input: Differential 622 Mbit/s LVDS input, internally 100 Ω differential terminated. |
| TxPICLK | Transmitter Reference Parallel Clock Input: Differential clock LVDS input, internally 100 Ω differential terminated. |
| TxPCLK | Transmitter Reference Parallel Clock Output: Differential clock LVDS output. |
| TxMCLK | Transmitter Monitor Clock: LVDS clock output signal. This signal represents the synthesized frequency of the serializer. |
| RxDout | Receiver Parallel Data Output: Differential 622 Mbit/s LVDS output. |
| RxPOCLK | Receiver Reference Parallel Clock Output: Differential clock LVDS output. |
| RxMCLK | Receiver Monitor Clock: Differential LVDS output signal. This signal represents the PLL VCO clock. |

Receiver Reference Clock Input: Differential clock PECL compatible

input.

RxREFCLK



Pin out from customer line card

| | J | Н | G | F | E | D | С | В | А | |
|-----------|-----|--------|-----------|-----------|-----------|------------|-----------|------------|-----------|-----------|
| Rx+5VA | FFU | FGND | RxDout12P | FFU | RxDout8P | RxDigGND | RxDout4P | RxDigGND | RxDout0P | |
| Rx+5VA | FFU | FGND | RxDout12N | FFU | RxDout8N | RxDigGND | RxDout4N | RxDigGND | RxDout0N | |
| RxRATESEL | FFU | FFU | RxDigGND | RxPOWMON | RxDigGND | FFU | RxDigGND | FFU | RxDigGND | |
| Rx3.3VA | NUC | FGND | RxDout13P | Rx3.3VD | RxDout9P | RxDigGND | RxDout5P | RxDigGND | RxDout1P | |
| Rx3.3VA | NUC | FGND | RxDout13N | Rx3.3VD | RxDout9N | RxDigGND | RxDout5N | RxDigGND | RxDout1N | J |
| RxRESET | NUC | FFU | RxDigGND | RxPOWALM | RxDigGND | FFU | RxDigGND | FFU | RxDigGND | á |
| FFU | FFU | RxAGND | RxDout14P | Rx3.3VD | RxDout10P | RxDigGND | RxDout6P | RxDigGND | RxDout2P | Vecel vel |
| FFU | FFU | RxAGND | RxDout14N | Rx3.3VD | RxDout10N | RxDigGND | RxDout6N | RxDigGND | RxDout2N | <u> </u> |
| FFU | NUC | FFU | RxDigGND | FFU | RxDigGND | FFU | RxDigGND | RxLCKREF | RxDigGND | ~ |
| Rx-5.2VA | FFU | RxAGND | RxDout15P | Rx-5.2VD | RxDout11P | RxDigGND | RxDout7P | RxDigGND | RxDout3P | |
| Rx-5.2VA | FFU | RxAGND | RxDout15N | Rx-5.2VD | RxDout11N | RxDigGND | RxDout7N | RxDigGND | RxDout3N | |
| FFU | NUC | FFU | RxDigGND | FFU | RxDigGND | FFU | RxDigGND | FFU | RxDigGND | |
| Rx-5.2VA | FFU | RxAGND | FFU | Rx-5.2VD | RxPOCLKP | RxDigGND | RxMCLKP | RxDigGND | RxREFCLKP | |
| Rx-5.2VA | FFU | RxAGND | FFU | Rx-5.2VD | RxPOCLKN | RxDigGND | RxMCLKN | RxDigGND | RxREFCLKN | |
| FFU | NUC | TBD | RxDigGND | FFU | RxDigGND | FFU | RxDigGND | RxLOCKERR | RxDigGND | |
| Tx+5VA | FFU | TxAGND | TxDin12P | FFU | TxDin8P | TxDigGND | TxDin4P | TxDigGND | TxDin0P | |
| Tx+5VA | FFU | TxAGND | TxDin12N | FFU | TxDin8N | TxDigGND | TxDin4N | TxDigGND | TxDin0N | |
| FFU | NUC | FFU | TxDigGND | LsBIASMON | TxDigGND | LsPOWMON | TxDigGND | TxSKEWSELO | TxDigGND | |
| Tx3.3VA | FFU | TxAGND | TxDin13P | Tx3.3VD | TxDin9P | TxDigGND | TxDin5P | TxDigGND | TxDin1P | |
| Tx3.3VA | FFU | TxAGND | TxDin13N | Tx3.3VD | TxDin9N | TxDigGND | TxDin5N | TxDigGND | TxDin1N | |
| TxRATESEL | FFU | FFU | TxDigGND | LsENABLE | TxDigGND | LsTEMPMON | TxDigGND | TxSKEWSEL1 | TxDigGND | · |
| Tx3.3VA | FFU | TxAGND | TxDin14P | Tx3.3VD | TxDin10P | TxDigGND | TxDin6P | TxDigGND | TxDin2P | 7 |
| Tx3.3VA | FFU | TxAGND | TxDin14N | Tx3.3VD | TxDin10N | TxDigGND | TxDin6N | TxDigGND | TxDin2N | ¥ |
| TxRESET | NUC | FFU | TxDigGND | LsBIASALM | TxDigGND | FFU | TxDigGND | FFU | TxDigGND | |
| Tx-5.2VA | NUC | FGND | TxDin15P | Tx-5.2VD | TxDin11P | TxDigGND | TxDin7P | TxDigGND | TxDin3P | |
| Tx-5.2VA | NUC | FGND | TxDin15N | Tx-5.2VD | TxDin11N | TxDigGND | TxDin7N | TxDigGND | TxDin3N | |
| FFU | NUC | FFU | TxDigGND | LsTEMPALM | TxDigGND | FFU | TxDigGND | TxPICLKSEL | TxDigGND | |
| Tx-5.2VA | FFU | FGND | TxPICLKP | Tx-5.2VD | TxPCLKP | TxDigGND A | Tx155MCKP | TxDigGND | TxREFCLKP | |
| Tx-5.2VA | FFU | FGND | TxPICLKN | Tx-5.2VD | TxPCLKN | TxDigGND | Tx155MCKN | TxDigGND | TxREFCLKN | |
| FFU | NUC | FFU | TxDigGND | TxREFSEL | TxDigGND | FFU | TxDigGND | TxLOCKERR | TxDigGND | |

| Receiver pin description | | | RxREFCLKN | Receiver Reference Clock Negative: 155 MHz PECL, | RxLOCK | |
|--|---|---|-----------|--|------------|--|
| RxDout##P | | Receiver NRZ Data Output Positive: 622 Mbit/s LVDS | | compatible, internally AC coupled 50 Ω terminated. | | |
| | | output signal. Data are synchronized at the output of the module with the output clock RxPOCLK signal. | RxMCLKP | Receiver Monitor Clock Positive: 622 MHz LVDS output signal. This signal represents the PLL VCO clock. | RxRATES | |
| | | RxDout15 is the most significant bit and first bit received. | RxMCLKN | Receiver Monitor Output Clock Negative: 622 MHz LVDS | | |
| RxDout##N | | Receiver NRZ Data Output Negative: 622 Mbit/s LVDS | | output signal. This signal represents the PLL VCO clock. | | |
| | | output signal. Data are synchronized at the output of the module with the output clock RxPOCLK signal. RxDout15 is the most significant bit and first bit received. | RxLCKREF | Receiver Lock Clock Reference: LVTTL input command. Selects the reference frequency mode of RxPOCLK. When is at logic low, the RxPOCLK is forced to lock to the RxREFCLK. When at | FFU NUC | |
| Positive: 622 MHz L Regenerated clock s | | Receiver Parallel Output Clock Positive: 622 MHz LVDS output. Regenerated clock synchronized | | logic high, the RxPOCLK is locked to the CDR reference clock. | | |
| | to the data. The falling edge of RXPOCLKP is in the middle of the data pattern. | | RxRESET | Receiver deserializer RESET: LVTTL input command. When at logic low, the deserializer | | |
| RxPOCL | LKN | Receiver Parallel Output Clock Negative: 622 MHz output | | function is reinitialized. | | |
| | | signal. Regenerated clock synchronized to the data. The rising edge of RxPOCLKN is in the middle of the data pattern. | RxPOWMON | Receiver Power Monitoring: analog output monitor. This voltage is proportional to the mean optical input power. Typical slope is 1 V / mW from | | |
| RxREFC | LKP | Receiver Reference Clock Positive: 155 MHz PECL, | | –1 to–17dBm. | | |
| | | compatible, internally AC coupled 50 Ω terminated. | RxPOWALM | Receiver Power Alarm: LVTTL output alarm. Set to logic low when the incoming optical | | |

KERR Receiver Loss of Clock Error: LVTTL output alarm. Set to logic low when the clock recovery is not locked onto the optical data stream. Set to logic high in

normal operation.

Receiver rate Selection: LVTTL input command. Selects the bit rate. When is at logic high, the standard 9.95328Gbits/s bit rate is selected, if it's logic low the FEC bit rate 10.709Gbit/s is selected. Note that in this case the RxREFCLK frequency has to be 167.328MHz.

Reserve For Future Use.

No User Connection.



2dB.

when the incoming optical power is less than -17dBm+/-

| Transmit | ter pin description | TxREFCLKN | Transmitter Reference Clock Negative: 622 MHz or 155 | TxLOCKERF | RTransmitter Lock Error: LVTTL output alarm. When at logic | |
|-----------|---|--|---|--------------|---|--|
| TxDin##P | Transmitter NRZ Data Input Positive: 622 Mbit/s LVDS input signal. Data are retimed at the input of the module by the input clock TxPICLK signal. TxDin15 is the most significant and the first bit transmitted | MHz PECL compatible input signal. When TxREFSELO is at logic low, the frequency is 155 MHz. When RxREFSELO is at logic high, the frequency is 622 MHz. | | LsBIASALM | low, it indicates that the serializer is not locked on the TxREFCLK. When at logic high, the serializer is in normal operating. Laser Bias Alarm: LVTTL output | |
| TxDin##N | Transmitter NRZ Data Input Negative: 622 Mbit/s LVDS input signal. Data are retimed at the input of the module by | TxMCLKP | Transmitter Monitor Clock Positive: 155 MHz LVDS clock output signal. This signal represents the synthesized frequency of the serializer. | I cTEMDAI N | alarm. When at logic low, the laser has reached its end of life condition. When at logic high, the laser is in normal operating. | |
| Typiciyp | the input clock TxPICLK signal. TxDin15 is the most significant and the first bit transmitted. | TxMCLKN Transmitter Monitor Clock Negative: 155 MHz LVDS clock output signal. This signal | | LSTLIVIFALIV | Laser Temperature Alarm: LVTTL output alarm. When at logic low, the laser temperature is approximately 3°C above or | |
| TxPICLKP | Transmitter Parallel Input Clock Positive: 622 MHz or 311 MHz LVDS input signal. When TxPICLKSEL is at logic low, the frequency has to be 622 MHz | TxPICLKSEL | represents the synthesized frequency of the serializer. Transmitter Parallel Clock Select: LVTTL input command. | LsBIASMon | below the normal operating. When at logic high, the laser is in normal operating. Laser Bias Monitoring: analog output monitor. This voltage is | |
| | and the rising edge of mode of TxPICLK. When at TxPICLKN is in the middle of the data pattern. When TxPICLKSEL be 622 MHz. When at logic | | mode of TxPICLK. When at logic low, the frequency has to | LsPQW/Mon | proportional to the laser current. The typical slope is 20 mV / mA. Laser Power Monitoring: analog | |
| | has to be 311 MHz and the rising/falling edges of TxPICLKN are in the middle of the data crossing point. | TxREFSEL | 311 MHz. Transmitter Reference clock Select: LVTTL input command. Selects the reference frequency | LSFOWWOOD | output monitor. This voltage is proportional to the laser output power. Normalized at 0.5V over lifetime, the 50 % drift in | |
| TxPICLKN | Transmitter Parallel Input Clock Negative: 622 MHz or 311 MHz LVDS input signal. When TxPICLKSEL is at logic low, the | | mode of TxREFCLK. When at logic low, the frequency is 155 MHz. When at logic high, the frequency is 622 MHz. | LsTFMPMor | output power correlates with a 50 % variation in output voltage. Laser temperature Monitoring: | |
| | frequency has to be 622 MHz and the falling edge of TxPICLKN is in the middle of the data pattern. When TxPICLKSEL is at logic high, the frequency has to be 311 MHz and the | | TxSKEWSELO Transmitter Adjusts Skew of TxPICLK Select: LVTTL input command. This LSB digital logic input allows delaying internally the TxPICLK in the 311 MHz | | analog output monitor. This voltage represents the laser temperature deviation. Normalized at 2.5V over lifetime. | |
| | falling edge of TxPICLKN is in the middle of the data crossing | TxSKEWSEL1 | mode. Transmitter Adjusts Skew of | FFU | Reserved for further additional features. | |
| TxPCLKP | point. Transmitter Parallel Clock output Positive: 622 MHz LVDS output signal. Reference clock generated from the TxREFCLK | | TxPICLK Select: LVTTL input command. This MSB digital logic input allows delaying internally the TxPICLK in the 311 MHz mode. | NUC | No User Connection. This pin has to be left open. | |
| | signal. Usable to synchronize the output data stage of the framer ASIC. | TxRATESEL | Transmitter Rate Selection: LVTTL input command. Selects the bit rate. When is at logic high, the standard | | | |
| TxPCLKN | Transmitter Parallel Clock output Negative: 622 MHz LVDS output signal. Reference clock generated from the TxREFCLK signal. Usable to synchronize the output data stage of the framer ASIC. | | 9.95328Gbits/s bit rate is selected, if it's logic low the FEC bit rate 10.709Gbit/s is selected. Note that in this case the TxREFCLK frequency has to be 167.328MHz or 669.312MHz. | | | |
| TxREFCLKP | Transmitter Reference Clock Positive: 622 MHz or 155 MHz PECL compatible input signal. When TxREFSELO is at logic low, the frequency is 155 MHz. | TxRESET | Transmitter serializer RESET: LVTTL input command. When at logic low, the serializer function is reinitialized. | | | |
| | When RxREFSELO is at logic high, the frequency is 622 MHz. | LsENABLE | Laser Enable: LVTTL input command. When at logic high, the laser is disabled. When at | | | |



the laser is disabled. When at logic low, the laser is enabled.

Absolute maximum ratings

| Parameter | Symbol | Min | Max | Unit |
|---|-----------|------|----------|------|
| Maximum optical input power | | | + 2 | dBm |
| Negative supply voltage | V_{EE} | - 6 | 0 | V |
| 1 st Positive supply voltage | V_{DD} | 0 | + 3.6 | V |
| 2 nd Positive supply voltage | V_{CC} | 0 | + 6 | V |
| Control input voltage | | 0 | V_{DD} | V |
| Digital output voltage | | 0 | V_{DD} | V |
| Analog output voltage | | 0 | V_{DD} | V |
| Alarm output voltage | | 0 | V_{DD} | V |
| Storage temperature | T_{STG} | - 20 | + 70 | °C |
| Storage 72h max | | - 40 | + 85 | °C |
| Operating case temperature | T_{OP} | - 5 | + 65 | °C |

July 2001 Copyright © 2001 **Alcatel Optronics**

Customized versions are available for large quantities.

Performance figures contained in this document must be specifically confirmed in writing by Alcatel Optronics before they become applicable to any particular order or contract. Alcatel Optronics reserves the right to make changes to the products or information contained herein without notice.

Ordering information

Alcatel 1964 TRX

| | Dispersion (ps/nm) | Span (km) | Part Number |
|--------------------|-----------------------|--------------|--------------|
| I-64.2 / SR-2 | 400 | 25 | 3CN 00576 xx |
| I-64.2 / SR-2 FEC | 400 | 25 | 3CN 00578 xx |
| S-64.2b / IR-2 | 800 | 40 | 3CN 00532 xx |
| S-64.2b / IR-2 FEC | 800 | 40 | 3CN 00577 xx |

Options

3CN xxxxx $xA \rightarrow FC/PC$

 $Ax \rightarrow With heat sink$ $xB \rightarrow SC/PC$ Bx → Without heat sink

Standards

Compliant with ITU-T G.691 Telcordia GR-253-ed.3 Optical Interworking Forum OIF99.102 Optical fiber according to ITU-T G.652 Environment according to IEC 68-2 and MIL STD 883 Telcordia TR-EOP-000063





EUROPE

Route de Villejust F-91625 NOZAY CEDEX Tel: (+33) 1 64 49 49 10 Fax: (+33) 1 64 49 49 61

USA

15036, Conference Centre Drive CHANTILLY - VA 20151 Tel: (+1) 703 679 3600 Fax: (+1) 703 679 6667

CANADA

45, De Villebois, suite 200 Gatineau (PQ) Canada, J8T 8J7 Tel: (+1) 703 715 3922

Fax: (+1) 703 860 1183

JAPAN

Dai-Tokyo Kasai Shinjuku Building 13F 3-25-3, Yoyogi, Shibuya-Ku TOKYO 151 - 0053

Tel: (+81) 3 5302 4341 Fax: (+81) 3 5302 4331

