

**Octal D-type transparent latch (3-State)****54ABT373****FEATURES**

- 8-bit transparent latch
- 3-State output buffers
- Output capability: +48mA/-24mA
- Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

**DESCRIPTION**

The 54ABT373 high-performance BiCMOS device combines low static and dynamic

power dissipation with high speed and high output drive.

The 54ABT373 device is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition.



The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable (OE) controls all eight 3-State buffers independent of the latch operation.

When OE is Low, the latched or transparent data appears at the outputs. When OE is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.


**ORDERING INFORMATION**

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
20-Pin Ceramic DIP	54ABT373/BRA	GDIP1-T20
20-Pin Ceramic LLCC	54ABT373/B2A	CQCC2-N20

\* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

**PIN CONFIGURATION****LOGIC SYMBOL**

V<sub>CC</sub> = Pin 20  
GND = Pin 10

**LLCC LEAD CONFIGURATION**

■ 7110826 0085365 370 ■

September 17, 1993

570

853-1681 10888

## Octal D-type transparent latch (3-State)

54ABT373

## PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	OE	Output enable input (active Low)
3, 4, 7, 8, 13, 14, 17, 18	D0 - D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0 - Q7	3-State outputs
11	E	Enable input (active High)
10	GND	Ground (0V)
20	V <sub>CC</sub>	Positive supply voltage

## FUNCTION TABLE

INPUTS			INTERNAL REGISTER	OUTPUTS Q0 - Q7	OPERATING MODE
OE	E	Dn			
L	H	L	H	L	Enable and read register
L	↓	I	H	L	Latch and read register
L	L	X	NC	NC	Hold
H	L	X	NC	Z	Disable outputs
H	H	Dn	Dn	Z	

H = High voltage level

h = High voltage level one setup time prior to the High-to-Low E transition

L = Low voltage level

I = Low voltage level one setup time prior to the High-to-Low E transition


NC= No change

X = Don't care

Z = High impedance "off" state

↓ = High-to-Low E transition

## LOGIC DIAGRAM

V<sub>CC</sub> = Pin 20  
GND = Pin 10

■ 7110826 0085366 207 ■

## Octal D-type transparent latch (3-State)

54ABT373

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage range		-0.5 to +7.0	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-18	mA
V <sub>I</sub>	DC input voltage range <sup>2</sup>		-1.2 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>O</sub>	DC output voltage range <sup>2</sup>	Output in Off or High state	-0.5 to +5.5	V
I <sub>O</sub>	DC output current	Output in Low state	96	mA
T <sub>STG</sub>	Storage temperature range		-65 to +150	°C

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V <sub>CC</sub>	DC supply voltage	4.5	5.5	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-24	mA
I <sub>OL</sub>	Low-level output current		48	mA
Δt/Δv	Input transition rise or fall rate	0	5	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-55	+125	°C

■ 7110826 0085367 143 ■

## Octal D-type transparent latch (3-State)

54ABT373

## DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = \text{MAX}$ ,  $V_I = V_{IL}$  or  $V_{IH}$  unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			$T_{amb} = +25^\circ\text{C}$			$T_{amb} = -55 \text{ to } +125^\circ\text{C}$			
			MIN	TYP <sup>2</sup>	MAX	MIN	MAX		
$V_{IK}$	Input clamp voltage	$V_{CC} = 4.5\text{V}$ ; $I_{IK} = -18\text{mA}$			-1.2		-1.2	V	
$V_{OH}$	High-level output to voltage	$V_{CC} = 4.5\text{V}$ ; $I_{OH} = -3\text{mA}$	2.5			2.5		V	
		$V_{CC} = 5.0\text{V}$ ; $I_{OH} = -3\text{mA}$	3.0			3.0		V	
		$V_{CC} = 4.5\text{V}$ ; $I_{OH} = -24\text{mA}$	2.0	2.4		2.0		V	
$V_{OL}$	Low-level output voltage	$V_{CC} = 4.5\text{V}$ ; $I_{OL} = 48\text{mA}$		0.42	0.55		0.55	V	
$I_I$	Input leakage current	$V_I = \text{GND}$ or $5.5\text{V}$		$\pm 0.01$	$\pm 1.0$		$\pm 1.0$	$\mu\text{A}$	
$I_{OZH}^6$	3-State output High current	$V_O = 2.7\text{V}$ , $V_I = V_{IL}$ or $3.0\text{V}$		0.1	10		10	$\mu\text{A}$	
$I_{OZL}^6$	3-State output Low current	$V_O = 0.5\text{V}$ , $V_I = V_{IL}$ or $3.0\text{V}$		-0.1	-10		-10	$\mu\text{A}$	
$I_O$	Short-circuit output current <sup>4</sup>	$V_O = 2.5\text{V}$ , $V_I = \text{GND}$ or $V_{CC}$	-50	-100	-180	-50	-180	mA	
$I_{CCH}$	Quiescent supply current	Outputs High, $V_I = \text{GND}$ or $V_{CC}$		0.5	250		250	$\mu\text{A}$	
$I_{CCL}$		Outputs Low, $V_I = \text{GND}$ or $V_{CC}$		24	30		30	mA	
$I_{CCZ}$		Outputs 3-State, $V_I = \text{GND}$ or $V_{CC}$		0.5	250		250	$\mu\text{A}$	
$\Delta I_{CC}$	Additional supply current per input pin <sup>5</sup>	One input at $3.4\text{V}$ , other inputs at $V_{CC}$ or $\text{GND}$		0.5	1.5		1.5	mA	
$I_{OFF}$	Power OFF leakage current	$V_{CC} = 0\text{V}$ , $V_I$ or $V_O \leq 4.5\text{V}$	-100	1.0	100			$\mu\text{A}$	
$I_{CEX}$	Output High leakage current	$V_{CC} = 5.5\text{V}$ , $V_I$ or $V_O = 5.5\text{V}$			50		50	$\mu\text{A}$	

■ 7110826 0085368 08T ■

September 17, 1993

573

## Octal D-type transparent latch (3-State)

54ABT373

## AC ELECTRICAL CHARACTERISTICS

GND = 0V,  $t_R = t_F = 2.5\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$ 

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT	
			$T_{amb} = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_{amb} = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$				
			MIN	TYP	MAX	MIN	MAX		
$t_{PLH}$ $t_{PHL}$	Propagation delay Dn to Qn	Waveform 4	1.9 2.2	3.9 4.2	5.4 5.7	1.3 2.0	6.8 7.0	ns ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay E to Qn	Waveform 3	2.6 3.2	4.6 5.2	6.1 6.7	1.8 2.5	7.7 7.7	ns ns	
$t_{PZH}$ $t_{PZL}$	Output enable time to High and Low level	Waveform 6 Waveform 7	1.2 2.0	3.2 4.7	5.5 6.2	1.0 1.5	6.2 7.2	ns ns	
$t_{PHZ}$ $t_{PLZ}$	Output disable time from High and Low level	Waveform 6 Waveform 7	2.5 2.0	4.9 4.5	6.4 6.0	2.4 2.0	8.0 7.0	ns ns	

## AC SETUP REQUIREMENTS

GND = 0V,  $t_R = t_F = 2.5\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$ 

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT	
			$T_{amb} = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_{amb} = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$				
			MIN	TYP	MAX	MIN	MAX		
$t_s(H)^7$ $t_s(L)^7$	Setup time Dn to E	Waveform 5	2.2 2.2			2.5 2.5		ns ns	
$t_h(H)^7$ $t_h(L)^7$	Hold time Dn to E	Waveform 5	2.2 2.2			2.5 2.5		ns ns	
$t_w(H)^8$	E pulse width High or Low	Waveform 3	3.3			3.3		ns	

## NOTES:






1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
4. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
5. This is the increase in supply current for each input at 3.4V.
6. To accommodate ATE tester limitations,  $I_{OZ}$  tests are tested with  $V_{IH} = 3.0\text{V}$ , but 2.0V  $V_{IH}$  is guaranteed.
7.  $t_{set}$  and  $t_{hold}$  limits that are less than 3.0ns are guaranteed, but are only tested to a 3.0ns limit due to tester limitations.
8.  $t_w$  limits that are less than 6.0ns are guaranteed, but are only tested to a 6.0ns limit due to tester limitations.

7110826 0085369 T16

## Octal D-type transparent latch (3-State)

54ABT373

## AC WAVEFORMS

 $V_M = 1.5V$ ,  $V_{IN} = GND$  to  $3.0V$ 

7110826 0085370 738


September 17, 1993

575


## Octal D-type transparent latch (3-State)

54ABT373

## TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs



Input Pulse Definitions

## SWITCH POSITION

TEST	SWITCH
t <sub>PLZ</sub> , t <sub>PZL</sub> All other	closed closed open

INPUT PULSE REQUIREMENTS					
Family	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>
54ABT	3.0V	1MHz	500ns	2.5ns	2.5ns

## DEFINITIONS:

R<sub>L</sub> = Load Resistor; see AC Characteristics for value.C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.