

### KEY FEATURES


- **5 Volt Read, Program, and Erase**
  - Minimizes system-level power requirements
- **High Performance**
  - Access times as fast as 50 ns
- **Low Power Consumption**
  - 20 mA typical active read current in byte mode, 28 mA typical in word mode
  - 30 mA typical program/erase current
  - 5  $\mu$ A maximum CMOS standby current
- **Compatible with JEDEC Standards**
  - Package, pinout and command-set compatible with the single-supply Flash device standard
  - Provides superior inadvertent write protection
- **Sector Erase Architecture**
  - Boot sector architecture with top and bottom boot block options available
  - One 16 Kbyte, two 8 Kbyte, one 32 Kbyte and seven 64 Kbyte sectors in byte mode
  - One 8 Kword, two 4 Kword, one 16 Kword and seven 32 Kword sectors in word mode
  - A command can erase any combination of sectors
  - Supports full chip erase
- **Erase Suspend/Resume**
  - Temporarily suspends a sector erase operation to allow data to be read from, or programmed into, any sector not being erased
- **Sector Protection**
  - Any combination of sectors may be locked to prevent program or erase operations within those sectors
- **Temporary Sector Unprotect**
  - Allows changes in locked sectors (requires high voltage on RESET# pin)
- **Internal Erase Algorithm**
  - Automatically erases a sector, any combination of sectors, or the entire chip
- **Internal Programming Algorithm**
  - Automatically programs and verifies data at a specified address
- **Fast Program and Erase Times**
  - Byte programming time: 7  $\mu$ s typical
  - Sector erase time: 1.0 sec typical
  - Chip erase time: 11 sec typical
- **Data# Polling and Toggle Status Bits**
  - Provide software confirmation of completion of program or erase operations
- **Ready/Busy# Output (RY/BY#)**
  - Provides hardware confirmation of completion of program and erase operations
- **100,000 Program/Erase Cycles Minimum**
- **Space Efficient Packaging**
  - Available in industry-standard 44-pin PSOP and 48-pin TSOP and reverse TSOP packages

### GENERAL DESCRIPTION

The HY29F400A is a 4 Megabit, 5 volt only CMOS Flash memory organized as 524,288 (512K) bytes or 262,144 (256K) words. The device is offered in industry-standard 44-pin PSOP and 48-pin TSOP packages.

The HY29F400A can be programmed and erased in-system with a single 5-volt  $V_{CC}$  supply. Internally generated and regulated voltages are provided for program and erase operations, so that the device does not require a high voltage power supply to perform those functions. The device can also be programmed in standard EPROM programmers. Access times as fast as 55 ns over the full operating voltage range of 5.0 volts  $\pm$  10% are offered for timing compatibility with the zero wait state requirements of high speed microprocessors. A 55 ns version operating over 5.0 volts  $\pm$  5% is also

### LOGIC DIAGRAM



available. To eliminate bus contention, the HY29F400A has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device is compatible with the JEDEC single power-supply Flash command set standard. Commands are written to the command register using standard microprocessor write timings, from where they are routed to an internal state-machine that controls the erase and programming circuits. Device programming is performed a byte or word at a time by executing the four-cycle Program command. This initiates an internal algorithm that automatically times the program pulse widths and verifies proper cell margin.

The HY29F400A's sector erase architecture allows any number of array sectors to be erased and re-programmed without affecting the data contents of other sectors. Device erasure is initiated by executing the Erase command. This initiates an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase cycles, the device automatically times the erase pulse widths and verifies proper cell margin.

To protect data in the device from accidental or unauthorized attempts to program or erase the device while it is in the system (e.g., by a virus), the device has a Sector Protect function which


hardware write protects selected sectors. The sector protect and unprotect features can be enabled in a PROM programmer. Temporary Sector Unprotect, which requires a high voltage, allows in-system erasure and code changes in previously protected sectors.

Erase Suspend enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved. The device is fully erased when shipped from the factory.




Addresses and data needed for the programming and erase operations are internally latched during write cycles, and the host system can detect completion of a program or erase operation by observing the RY/BY# pin, or by reading the DQ[7] (Data# Polling) and DQ[6] (Toggle) status bits. Reading data from the device is similar to reading from SRAM or EPROM devices. Hardware data protection measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions.

The host can place the device into the standby mode. Power consumption is greatly reduced in this mode.

**BLOCK DIAGRAM**



## PIN CONFIGURATIONS



### CONVENTIONS

Unless otherwise noted, a positive logic (active High) convention is assumed throughout this document, whereby the presence at a pin of a higher, more positive voltage (nominally 5VDC) causes assertion of the signal. A '#' symbol following the signal name, e.g., RESET#, indicates that the signal is asserted in a Low state (nominally 0 volts).

Whenever a signal is separated into numbered bits, e.g., DQ[7], DQ[6], ..., DQ[0], the family of bits may also be shown collectively, e.g., as DQ[7:0].

The designation 0xNNNN (N = 0, 1, 2, ..., 9, A, ..., E, F) indicates a number expressed in hexadecimal notation. The designation 0bXXXX indicates a number expressed in binary notation (X = 0, 1).

## SIGNAL DESCRIPTIONS

Name	Type	Description
A[17:0]	Inputs	<b>Address, active High.</b> In Word mode, these 18 inputs select one of 262,144 (256K) words within the array for read or write operations. In Byte mode, these inputs are combined with the DQ15/A-1 input (LSB) to select one of 524,288 (512K) bytes within the array for read or write operations.
DQ[15]/A[-1], DQ[14:0]	Inputs/Outputs Tri-state	<b>Data Bus, active High.</b> In Word mode, these pins provide a 16-bit data path for read and write operations. In Byte mode, DQ[7:0] provide an 8-bit data path and DQ[15]/A[-1] is used as the LSB of the 19-bit byte address input. DQ[14:8] are unused and remain tri-stated in Byte mode.
BYTE#	Input	<b>Byte Mode, active Low.</b> Controls the Byte/Word configuration of the device. Low selects Byte mode, High selects Word mode.
CE#	Input	<b>Chip Enable, active Low.</b> This input must be asserted to read data from or write data to the HY29F400A. When High, the data bus is tri-stated and the device is placed in the Standby mode.
OE#	Input	<b>Output Enable, active Low.</b> This input must be asserted for read operations and negated for write operations. BYTE# determines whether a byte or a word is read during the read operation. When High, data outputs from the device are disabled and the data bus pins are placed in the high impedance state.
WE#	Input	<b>Write Enable, active Low.</b> Controls writing of commands or command sequences in order to program data or erase sectors of the memory array. A write operation takes place when WE# is asserted while CE# is Low and OE# is High. BYTE# determines whether a byte or a word is written during the write operation.
RESET#	Input	<b>Hardware Reset, active Low.</b> Provides a hardware method of resetting the HY29F400A to the read array state. When the device is reset, it immediately terminates any operation in progress. The data bus is tri-stated and all read/write commands are ignored while the input is asserted. While RESET# is asserted, the device will be in the Standby mode.
RY/BY#	Output Open Drain	<b>Ready/Busy Status.</b> Indicates whether a write or erase command is in progress or has been completed. RY/BY# is valid after the rising edge of the final WE# pulse of a command sequence. It remains Low while the device is actively programming data or erasing, and goes High when it is ready to read array data.
V <sub>CC</sub>	--	<b>5-volt (nominal) power supply.</b>
V <sub>SS</sub>	--	<b>Power and signal ground.</b>

**MEMORY ARRAY ORGANIZATION**

The 4 Mbit Flash memory array is organized into 11 blocks called *sectors* (S0, S1, . . . , S10). A sector is the smallest unit that can be erased and which can be protected to prevent accidental or unauthorized erasure. See the ‘Bus Operations’ and ‘Command Definitions’ sections of this document for additional information on these functions.

In the HY29F400A, four of the sectors, which comprise the *boot block*, vary in size from 8 to 32 Kbytes (4 to 16 Kwords), while the remaining seven sectors are uniformly sized at 64 Kbytes (32 Kwords). The boot block can be located at the bottom of the address range (HY29F400AB) or at the top of the address range (HY29F400AT).

Table 1 defines the sector addresses and corresponding address ranges for the top and bottom boot block versions of the HY29F400A.

**BUS OPERATIONS**

Device bus operations are initiated through the internal command register, which consists of sets of latches that store the commands, along with the address and data information, if any, needed to execute the specific command. The command register itself does not occupy any addressable memory location. The contents of the command register serve as inputs to an internal state machine whose outputs control the operation of the device. Table 2 lists the normal bus operations,

**Table 1. HY29F400A Memory Array Organization**

Device	Sector	Size (KB/KW)	Sector Address						Byte Mode Address Range <sup>2</sup>	Word Mode Address Range <sup>3</sup>
			A[17]	A[16]	A[15]	A[14]	A[13]	A[12]		
HY29F400AT - Top Boot Block	S0	64/32	0	0	0	X	X	X	0x00000 - 0x0FFFF	0x00000 - 0x07FFF
	S1	64/32	0	0	1	X	X	X	0x10000 - 0x1FFFF	0x08000 - 0x0FFFF
	S2	64/32	0	1	0	X	X	X	0x20000 - 0x2FFFF	0x10000 - 0x17FFF
	S3	64/32	0	1	1	X	X	X	0x30000 - 0x3FFFF	0x18000 - 0x1FFFF
	S4	64/32	1	0	0	X	X	X	0x40000 - 0x4FFFF	0x20000 - 0x27FFF
	S5	64/32	1	0	1	X	X	X	0x50000 - 0x5FFFF	0x28000 - 0x2FFFF
	S6	64/32	1	1	0	X	X	X	0x60000 - 0x6FFFF	0x30000 - 0x37FFF
	S7	32/16	1	1	1	0	X	X	0x70000 - 0x77FFF	0x38000 - 0x3BFFF
	S8	8/4	1	1	1	1	0	0	0x78000 - 0x79FFF	0x3C000 - 0x3CFFF
	S9	8/4	1	1	1	1	0	1	0x7A000 - 0x7BFFF	0x3D000 - 0x3DFFF
S10	16/8	1	1	1	1	1	X	0x7C000 - 0x7FFFF	0x3E000 - 0x3FFFF	
HY29F400AB - Bottom Boot Block	S0	16/8	0	0	0	0	0	X	0x00000 - 0x03FFF	0x00000 - 0x01FFF
	S1	8/4	0	0	0	0	1	0	0x04000 - 0x05FFF	0x02000 - 0x02FFF
	S2	8/4	0	0	0	0	1	1	0x06000 - 0x07FFF	0x03000 - 0x03FFF
	S3	32/16	0	0	0	1	X	X	0x08000 - 0x0FFFF	0x04000 - 0x07FFF
	S4	64/32	0	0	1	X	X	X	0x10000 - 0x1FFFF	0x08000 - 0x0FFFF
	S5	64/32	0	1	0	X	X	X	0x20000 - 0x2FFFF	0x10000 - 0x17FFF
	S6	64/32	0	1	1	X	X	X	0x30000 - 0x3FFFF	0x18000 - 0x1FFFF
	S7	64/32	1	0	0	X	X	X	0x40000 - 0x4FFFF	0x20000 - 0x27FFF
	S8	64/32	1	0	1	X	X	X	0x50000 - 0x5FFFF	0x28000 - 0x2FFFF
	S9	64/32	1	1	0	X	X	X	0x60000 - 0x6FFFF	0x30000 - 0x37FFF
S10	64/32	1	1	1	X	X	X	0x70000 - 0x7FFFF	0x38000 - 0x3FFFF	

**Notes:**

1. X indicates Don't Care.
2. Address in Byte Mode is A[17:-1].
3. Address in Word Mode is A[17:0].

**Table 2. HY29F400A Normal Bus Operations**<sup>1</sup>

Operation	CE#	OE#	WE#	RESET#	Address <sup>2</sup>	DQ[7:0]	DQ[15:8] <sup>3</sup>	
							BYTE# = H	BYTE# = L
Read	L	L	H	H	A <sub>IN</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	High-Z
Write	L	H	L	H	A <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	High-Z
Output Disable	L	H	H	H	X	High-Z	High-Z	High-Z
CE# TTL Standby	H	X	X	H	X	High-Z	High-Z	High-Z
CE# CMOS Standby	V <sub>CC</sub> ± 0.5V	X	X	V <sub>CC</sub> ± 0.5V	X	High-Z	High-Z	High-Z
Hardware Reset (TTL Standby)	X	X	X	L	X	High-Z	High-Z	High-Z
Hardware Reset (CMOS Standby)	X	X	X	V <sub>SS</sub> ± 0.5V	X	High-Z	High-Z	High-Z

**Notes:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care, D<sub>OUT</sub> = Data Out, D<sub>IN</sub> = Data In. See DC Characteristics for voltage levels.
2. Address is A[17:-1] in Byte Mode and A[17:0] in Word Mode.
3. DQ[15] is the A[-1] input in Byte Mode (BYTE# = L).

the inputs and control levels they require, and the resulting outputs. Certain bus operations require a high voltage on one or more device pins. Those are described in Table 3.

**Read Operation**

Data is read from the HY29F400A by using standard microprocessor read cycles while placing the address of the byte or word to be read on the device's address inputs, A[17:0] in Word mode (BYTE# = H) or A[17:-1] in Byte mode (BYTE# = L). As shown in Table 2, the host system must drive the CE# and OE# inputs Low and drive WE# High for a valid read operation to take place. The device outputs the specified array data on DQ[7:0] in Byte mode and on DQ[15:0] in Word mode. Note that DQ[15] serves as address input A[-1] when the device is operating in Byte mode.

The HY29F400A is automatically set for reading array data after device power-up and after a hardware reset to ensure that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data, and the device remains enabled for read accesses until the command register contents are altered.

This device features an Erase Suspend mode. While in this mode, the host may read the array data from any sector of memory that is not marked for erasure. If the host attempts to read from an address within an erase-suspended sector, or

while the device is performing an erase or byte/word program operation, the device outputs status data instead of array data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exceptions noted above. After completing an internal program or internal erase algorithm, the HY29F400A automatically returns to the Read Array Data mode.

The host must issue a hardware reset or the software reset command (see Command Definitions) to return a sector to the read array data mode if DQ[5] goes high during a program or erase cycle, or to return the device to the Read Array Data mode while it is in the Electronic ID mode.

**Write Operation**

Certain operations, including programming data and erasing sectors of memory, require the host to write a command or command sequence to the HY29F400A. Writes to the device are performed by placing the byte or word address on the device's address inputs while the data to be written is input on DQ[7:0] in Byte mode (BYTE# = L) and on DQ[15:0] in Word mode (BYTE# = H). The host system must drive the CE# and WE# pins Low and drive OE# High for a valid write operation to take place. All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first.

**Table 3. HY29F400A Bus Operations Requiring High Voltage<sup>1, 2</sup>**

Operation <sup>3</sup>	CE#	OE#	WE#	RESET#	A[17:12]	A[9]	A[6]	A[1]	A[0]	DQ[7:0]	DQ[15:8]		
											BYTE# = H	BYTE# = L <sup>5</sup>	
Sector Protect	L	V <sub>ID</sub>	X	H	SA <sup>4</sup>	V <sub>ID</sub>	X	X	X	X	X	High-Z	
Sector Unprotect	V <sub>ID</sub>	V <sub>ID</sub>	X	H	X	V <sub>ID</sub>	X	X	X	X	X	High-Z	
Temporary Sector Unprotect	X	X	X	V <sub>ID</sub>	X	X	X	X	X	D <sub>IN</sub>	D <sub>IN</sub>	High-Z	
Manufacturer Code	L	L	H	H	X	V <sub>ID</sub>	L	L	L	0xAD	X	High-Z	
Device Code	HY29F400AB	L	L	H	H	X	V <sub>ID</sub>	L	L	H	0xAB	0x22	High-Z
	HY29F400AT										0x23		
Sector Group Protection Verification	L	L	H	H	SA <sup>4</sup>	V <sub>ID</sub>	L	H	L	0x00 = Unprotected	X	High-Z	
										0x01 = Protected			

**Notes:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care. See DC Characteristics for voltage levels.
2. Address bits not specified are Don't Care.
3. See text for additional information.
4. SA = sector address. See Table 1.
5. DQ[15] is the A[-1] input in Byte Mode (BYTE# = L).

The 'Device Commands' section of this document provides details on the specific device commands implemented in the HY29F400A.

### Output Disable Operation

When the OE# input is at V<sub>IH</sub>, output data from the device is disabled and the data bus pins are placed in the high impedance state.

### Standby Operation

When the system is not reading from or writing to the HY29F400A, it can place the device in the Standby mode. In this mode, current consumption is greatly reduced, and the data bus outputs are placed in the high impedance state, independent of the OE# input. The Standby mode can be invoked using two methods.

The device enters the *CE# CMOS Standby* mode if the CE# and RESET# pins are both held at V<sub>CC</sub> ± 0.5V. Note that this is a more restricted voltage range than V<sub>IH</sub>. If both CE# and RESET# are held High, but not within V<sub>CC</sub> ± 0.5V, the device will be in the *CE# TTL Standby* mode, but the standby current will be greater.

The device enters the *RESET# CMOS Standby* mode when the RESET# pin is held at V<sub>SS</sub> ± 0.5V. If RESET# is held Low but not within V<sub>SS</sub> ± 0.5V,

the HY29F400A will be in the *RESET# TTL Standby* mode, but the standby current will be greater. See Hardware Reset Operation section for additional information on the reset operation.

The device requires standard access time (t<sub>CE</sub>) for read access when the device is in either of the standby modes, before it is ready to read data. If the device is deselected during erasure or programming, it continues to draw active current until the operation is completed.

### Hardware Reset Operation

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven Low for the minimum specified period, the device immediately terminates any operation in progress, tri-states the data bus pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. If an operation was interrupted by the assertion of RESET#, it should be reinitiated once the device is ready to accept another command sequence to ensure data integrity.

Current is reduced for the duration of the RESET# pulse as described in the Standby Operation section above.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains Low (busy) until the internal reset operation is complete, which requires a time of  $t_{\text{READY}}$  (during Automatic Algorithms). The system can thus monitor RY/BY# to determine when the reset operation completes, and can perform a read or write operation  $t_{\text{RB}}$  after RY/BY# goes High. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is High), the reset operation is completed within a time of  $t_{\text{RP}}$ . In this case, the host can perform a read or write operation  $t_{\text{RH}}$  after the RESET# pin returns High.

The RESET# pin may be tied to the system reset signal. Thus, a system reset would also reset the device, enabling the system to read the boot-up firmware from the Flash memory.

**Sector Protect/Unprotect Operations**

Hardware sector protection can be invoked to disable program and erase operations in any single sector or combination of sectors. This function is typically used to protect data in the device from unauthorized or accidental attempts to program

or erase the device while it is in the system (e.g., by a virus) and is implemented using programming equipment. Sector unprotection re-enables the program and erase operations in previously protected sectors.

Table 1 identifies the eleven sectors and the address range that each covers for both versions of the device. The device is shipped with all sectors unprotected.

The sector protect/unprotect operations require a high voltage ( $V_{\text{ID}}$ ) on address pin A[9] and the CE# and/or OE# control pins, as detailed in Table 3. When implementing these operations, note that  $V_{\text{CC}}$  must be applied to the device before applying  $V_{\text{ID}}$ , and that  $V_{\text{ID}}$  should be removed before removing  $V_{\text{CC}}$  from the device.

The flow chart in Figure 1 illustrates the procedure for protecting sectors, and timing specifications and waveforms are shown in the specifications section of this document. Verification of protection is accomplished as described in the Electronic ID Mode section and shown in the flow chart.




Figure 1. Sector Protect Procedure



The procedure for sector unprotection is illustrated in the flow chart in Figure 2, and timing specifications and waveforms are given at the end of this document. *Note that to unprotect any sector, all unprotected sectors must first be protected prior to the first unprotect write cycle.*

Sectors can also be temporarily unprotected as described in the next section.

### Temporary Sector Unprotect Operation

This feature allows temporary unprotection of previously protected sectors to allow changing the data in-system. Temporary Sector Unprotect mode is activated by setting the RESET# pin to  $V_{ID}$ . While in this mode, formerly protected sectors can be programmed or erased by invoking the appropriate commands (see Device Commands section). Once  $V_{ID}$  is removed from RESET#, all the previously protected sectors are protected again. Figure 3 illustrates the algorithm.




Figure 3. Temporary Sector Unprotect




Figure 2. Sector Unprotect Procedure

### Electronic ID Mode Operation

The Electronic ID mode provides manufacturer and device identification and sector protection verification through identifier codes output on DQ[7:0] or DQ[15:0]. This mode is intended primarily for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. The Electronic ID information can also be obtained by the host through a command sequence, as described in the Device Commands section.

Operation in the Electronic ID mode requires  $V_{ID}$  on address pin A[9], with additional requirements for obtaining specific data items as listed in Table 2:

- A read cycle at address 0xXXX00 retrieves the manufacturer code (Hynix = 0xAD).
- A read cycle at address 0xXXX01 returns the device code:
  - HY29F400AT = 0x23 in Byte mode, 0x2223 in Word mode.
  - HY29F400AB = 0xAB in Byte mode, 0x22AB in Word mode.
- A read cycle containing a sector address (Table 1) in A[17:12] and the address 0x02 in A[7:0] returns 0x01 if that sector is protected, or 0x00 if it is unprotected.

## DEVICE COMMANDS

Device operations are initiated by writing designated address and data *command sequences* into the device. A command sequence is composed of one, two or three of the following sub-segments: an *unlock cycle*, a *command cycle* and a *data cycle*. Table 4 summarizes the composition of the valid command sequences implemented in the HY29F400A, and these sequences are fully described in Table 5 and in the sections that follow.

Writing incorrect address and data values or writing them in the improper sequence resets the HY29F400A to the Read mode.

### Read/Reset 1, 2 Commands

The HY29F400A automatically enters the Read mode after device power-up, after the RESET# input is asserted and upon the completion of certain commands. Read/Reset commands are not required to retrieve data in these cases.

A Read/Reset command must be issued in order to read array data in the following cases:

- If the device is in the Electronic ID mode, a Read/Reset command must be written to return to the Read mode. If the device was in the Erase Suspend mode when the device entered the Electronic ID mode, writing the Read/Reset command returns the device to the Erase Suspend mode.

**Table 4. Composition of Command Sequences**

Command Sequence	Number of Bus Cycles		
	Unlock	Command	Data
Read/Reset 1	0	1	Note 1
Read/Reset 2	2	1	Note 1
Byte Program	2	1	1
Chip Erase	4	1	1
Sector Erase	4	1	1 (Note 2)
Erase Suspend	0	1	0
Erase Resume	0	1	0
Electronic ID	2	1	Note 3

**Notes:**

1. Any number of Flash array read cycles are permitted.
2. Additional data cycles may follow. See text.
3. Any number of Electronic ID read cycles are permitted.

**Note:** When in the Electronic ID bus operation mode, the device returns to the Read mode when  $V_{ID}$  is removed from the A[9] pin. The Read/Reset command is not required in this case.

- If DQ[5] (Exceeded Time Limit) goes High during a program or erase operation, writing the Read/Reset command returns the sectors to the Read mode (or to the Erase Suspend mode if the device was in Erase Suspend).

The Read/Reset command may also be used to abort certain command sequences:

**Table 5. HY29F400A Command Sequences**

Command Sequence		Write Cycles	Bus Cycles <sup>1, 2, 3</sup>																	
			First		Second		Third		Fourth		Fifth		Sixth							
			Add	Data	Add	Data	Add	Data	Add	Data	Add	Data	Add	Data	Add	Data	Add	Data		
Read/Reset <sup>1, 6, 8</sup>		1	XXX	F0	RA	RD														
Reset/Reset <sup>2, 7, 8</sup>		3	Word		555	2AA	555	F0	RA	RD										
			Byte		AAA	555	AAA													
Program		4	Word		555	2AA	555	A0	PA	PD										
			Byte		AAA	555	AAA													
Chip Erase		6	Word		555	2AA	555	80	555	2AA	555	AA	2AA	555	555	555	555	555	10	
			Byte		AAA	555	AAA													AAA
Sector Erase		6	Word		555	2AA	555	80	555	2AA	555	AA	2AA	555	555	555	555	555	30	
			Byte		AAA	555	AAA													SA
Erase Suspend <sup>4</sup>		1	XXX	B0																
Erase Resume <sup>5</sup>		1	XXX	30																
Manufacturer Code		3	Word		555	2AA	555	90	X00	AD										
			Byte		AAA	555	AAA													
Device Code		3	Word		555	2AA	555	90	X01	2223 (Top Boot), 22AB (Bottom Boot)										
			Byte		AAA	555	AAA													
Sector Protect Verify		3	Word		555	2AA	555	90	(SA)X02	STATUS										
			Byte		AAA	555	AAA													

**Legend:**

X = Don't Care

RA = Memory address of data to be read

RD = Data read from location RA during the read operation

STATUS = Sector protect status: 0x00 = unprotected, 0x01 = protected.

PA = Address of the data to be programmed

PD = Data to be programmed at address PA

SA = Sector address of sector to be erased or verified (see Note 3 and Table 1).

**Notes:**

- All values are in hexadecimal. DQ[15:8] are don't care for unlock and command cycles.
- All bus cycles are write operations unless otherwise noted.
- Address is A[10:0] in Word mode and A[10:-1] in Byte mode. A[17:11] are don't care except as follows:
  - For RA and PA, A[17:11] are the upper address bits of the byte to be read or programmed.
  - For the sixth cycle of Sector Erase, SA = A[17:12] are the sector address of the sector to be erased.
  - For the fourth cycle of Sector Protect Verify, SA = A[17:12] are the sector address of the sector to be verified.
- The Erase Suspend command is valid only during a sector erase operation. The system may read and program in non-erasing sectors, or enter the Electronic ID mode, while in the Erase Suspend mode.
- The Erase Resume command is valid only during the Erase Suspend mode.
- The second bus cycle is a read cycle.
- The fourth bus cycle is a read cycle.
- Either command sequence is valid. The command is required only to return to the Read mode when the device is in the Electronic ID command mode or if DQ[5] goes High during a program or erase operation. It is not required for normal read operations.

- In a Sector Erase or Chip Erase command sequence, the Read/Reset command may be written at any time before erasing actually begins, including, for the Sector Erase command, between the cycles that specify the sectors to be erased (see Sector Erase command description). This aborts the command and resets the device to the Read mode. Once erasure begins, however, the device ignores Read/Reset commands until the operation is complete.
- In a Program command sequence, the Read/Reset command may be written between the sequence cycles before programming actually begins. This aborts the command and resets the device to the Read mode, or to the Erase Suspend mode if the Program command sequence is written while the device is in the Erase Suspend mode. Once programming begins, however, the device ignores Read/Reset commands until the operation is complete.
- The Read/Reset command may be written between the cycles in an Electronic ID command sequence to abort that command. As described above, once in the Electronic ID mode, the Read/Reset command *must* be written to return to the Read mode.

### Byte/Word Program Command

The host processor programs the device a byte or word at a time by issuing the Program command sequence shown in Table 5. The sequence begins by writing two unlock cycles, followed by the Program setup command and, lastly, a data cycle specifying the program address and data. This initiates the Automatic Programming algorithm, which provides internally generated program pulses and verifies the programmed cell margin. The host is not required to provide further controls or timings during this operation. When the Automatic Programming algorithm is complete, the device returns to the Read mode. Several methods are provided to allow the host to determine the status of the programming operation, as described in the Write Operation Status section.

Commands written to the device during execution of the Automatic Programming algorithm are ignored. Note that a hardware reset immediately terminates the programming operation. To ensure data integrity, the aborted program command se-

quence should be reinitiated once the reset operation is complete.

Programming is allowed in any sequence. Only erase operations can convert a stored “0” to a “1”. Thus, a bit cannot be programmed from a “0” back to a “1”. Attempting to do so will set DQ[5] to “1”, and the Data# Polling algorithm will indicate that the operation was not successful. A Read/Reset command or a hardware reset is required to exit this state, and a succeeding read will show that the data is still “0”.

Figure 4 illustrates the procedure for the Byte/Word Program operation.

### Chip Erase Command

The Chip Erase command sequence consists of two unlock cycles, followed by the erase command, two additional unlock cycles and then the chip erase data cycle. During chip erase, all sectors of the device are erased except protected sectors. The command sequence starts the Automatic Erase algorithm, which preprograms and verifies the entire memory, except for protected sectors, for an all zero data pattern prior to electrical erase. The device then provides the required number of internally generated erase pulses and verifies cell erasure within the proper cell margins. The host system is not required to provide any controls or timings during these operations.




Figure 4. Programming Procedure

Commands written to the device during execution of the Automatic Erase algorithm are ignored. Note that a hardware reset immediately terminates the erase operation. To ensure data integrity, the aborted Chip Erase command sequence should be reissued once the reset operation is complete.

When the Automatic Erase algorithm is finished, the device returns to the Read mode. Several methods are provided to allow the host to determine the status of the erase operation, as described in the Write Operation Status section.

Figure 5 illustrates the Chip Erase procedure.

### Sector Erase Command

The Sector Erase command sequence consists of two unlock cycles, followed by the erase command, two additional unlock cycles and then the sector erase data cycle, which specifies which sector is to be erased. As described later in this section, multiple sectors can be specified for erasure with a single command sequence. During sector erase, all specified sectors are erased sequentially. The data in sectors not specified for erasure, as well as the data in any protected sectors, even if specified for erasure, is not affected by the sector erase operation.

The Sector Erase command sequence starts the Automatic Erase algorithm, which preprograms and verifies the specified unprotected sectors for an all zero data pattern prior to electrical erase. The device then provides the required number of internally generated erase pulses and verifies cell erasure within the proper cell margins. The host

system is not required to provide any controls or timings during these operations.

After the sector erase data cycle (the sixth bus cycle) of the command sequence is issued, a sector erase time-out of 50  $\mu$ s, measured from the rising edge of the final WE# pulse in that bus cycle, begins. During this time, an additional sector erase data cycle, specifying the sector address of another sector to be erased, may be written into an internal sector erase buffer. This buffer may be loaded in any sequence, and the number of sectors specified may be from one sector to all sectors. The only restriction is that the time between these additional data cycles must be less than 50  $\mu$ s, otherwise erasure may begin before the last data cycle is accepted. To ensure that all data cycles are accepted, it is recommended that host processor interrupts be disabled during the time that the additional cycles are being issued and then be re-enabled afterwards.

- Note:** The device is capable of accepting three ways of invoking Erase Commands for additional sectors during the time-out window. The preferred method, described above, is the sector erase data cycle after the initial six bus cycle command sequence. However, the HY29F400A also accepts the following methods of specifying additional sectors during the sector erase time-out:
- Repeat the entire six-cycle command sequence, specifying the additional sector in the sixth cycle.
  - Repeat the last three cycles of the six-cycle command sequence, specifying the additional sector in the third cycle.

If all sectors scheduled for erasing are protected, the device returns to reading array data after approximately 100  $\mu$ s. If at least one scheduled sector is not protected, the erase operation erases the unprotected sectors, and ignores the command for the scheduled sectors that are protected.

The system can monitor DQ[3] to determine if the 50  $\mu$ s sector erase time-out has expired, as described in the Write Operation Status section. If the time between additional sector erase data cycles can be insured to be less than the time-out, the system need not monitor DQ[3].

Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data. The system must then rewrite the command sequence, including any additional sector erase data cycles. Once the sector erase operation itself has begun, only the Erase




Figure 5. Chip Erase Procedure

Suspend command is valid. All other commands are ignored.

As for the Chip Erase command, note that a hardware reset immediately terminates the erase operation. To ensure data integrity, the aborted Sector Erase command sequence should be reissued once the reset operation is complete.

When the Automatic Erase algorithm terminates, the device returns to the Read mode. Several methods are provided to allow the host to determine the status of the erase operation, as described in the Write Operation Status section.

Figure 6 illustrates the Sector Erase procedure.


**Erase Suspend/Eraser Resume Commands**

The Erase Suspend command allows the system to interrupt a sector erase operation to read data from, or program data to, any sector not being erased. The command causes the erase operation to be suspended in all sectors selected for erasure. This command is valid only during the sector erase operation, including during the 50 μs time-out period at the end of the initial command sequence and any subsequent sector erase data

cycles, and is ignored if it is issued during chip erase or programming operations.

The HY29F400A requires a maximum of 20 μs to suspend the erase operation if the Erase Suspend command is issued during active sector erasure. However, if the command is written during the time-out, the time-out is terminated and the erase operation is suspended immediately. Any subsequent attempts to specify additional sectors for erasure by writing the sector erase data cycle (SA/0x30) will be interpreted as the Erase Resume command (XXX/0x30), which will cause the Automatic Erase algorithm to begin its operation. Note that any other command during the time-out will reset the device to the Read mode.

Once the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ[7:0]. The host can use DQ[7], or DQ[6] and DQ[2] together, to determine if a sector is actively erasing or is erase-suspended. See “Write Operation Status” for information on these status bits.



**Figure 6. Sector Erase Procedure**

After an erase-suspended program operation is complete, the host can initiate another programming operation (or read operation) within non-suspended sectors. The host can determine the status of a program operation during the erase-suspended state just as in the standard programming operation.

The system must write the Erase Resume command to exit the Erase Suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.

The host may also write the Electronic ID command sequence when the device is in the Erase Suspend mode. The device allows reading Electronic ID codes even if the addresses used for the ID read cycles are within erasing sectors, since the codes are not stored in the memory array. When the device exits the Electronic ID mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See Electronic ID section for more information.

### Electronic ID Command

The Electronic ID operation intended for use in programming equipment has been described previously. The host processor can also obtain the same data by using the Electronic ID command sequence shown in Table 5. This method does not require  $V_{ID}$  on any pin. The Electronic ID command sequence may be invoked while the device is in the Read mode or the Erase Suspend mode,

but is invalid while the device is actively programming or erasing.

The Electronic ID command sequence is initiated by writing two unlock cycles, followed by the Electronic ID command. The device then enters the Electronic ID mode, and:

- A read cycle at address 0xXXX00 retrieves the manufacturer code (Hynix = 0xAD).
- In Word mode, a read cycle at address 0xXXX01 returns the device code (HY29F400AT = 0x2223, HY29F400AB = 0x22AB). In Byte mode, the same information is retrieved from address 0xXXX02 (HY29F400AT = 0x23, HY29F400AB = 0xAB).
- In Word mode, a read cycle containing a sector address in A[17:12] and the address 0x02 in A[7:0] returns 0xXX01 if that sector is protected, or 0xXX00 if it is unprotected. In Byte mode, the status information is retrieved using 0x04 in A[6:-1] (0x01 if the sector is protected, 0x00 if the sector is unprotected).

The host system may read at any address any number of times, without initiating another command sequence. Thus, for example, the host may determine the protection status for all sectors by doing successive reads at the address specified above while changing the sector address for each cycle.

The system must write the Reset command to exit the Electronic ID mode and return to the Read mode, or to the Erase Suspend mode if the device was in that mode when the command sequence was issued.

## WRITE OPERATION STATUS

The HY29F400A provides a number of facilities to determine the status of a program or erase operation. These are the RY/BY# (Ready/Busy#) pin and certain bits of a status word which can be read from the device during the programming and erase operations. Table 6 summarizes the status indications and further detail is provided in the subsections which follow.

### RY/BY# - Ready/Busy#

RY/BY# is an open-drain output pin that indicates whether a programming or erase Automatic Algorithm is in progress or has completed. A pull-up resistor to  $V_{CC}$  is required for proper operation. RY/

BY# is valid after the rising edge of the final WE# pulse in the corresponding command sequence.

If the output is Low (busy), the device is actively erasing or programming, including programming while in the Erase Suspend mode. If the output is High (ready), the device has completed the operation and is ready to read array data in the normal or Erase Suspend modes, or it is in the standby mode.

### DQ[7] - Data# Polling

The Data# ("Data Bar") Polling bit, DQ[7], indicates to the host system whether an Automatic Algo-

**Table 6. Write and Erase Operation Status Summary**

Mode	Operation	DQ[7] <sup>1</sup>	DQ[6]	DQ[5]	DQ[3]	DQ[2] <sup>1</sup>	RY/BY#
Normal	Programming in progress	DQ[7]#	Toggle	0/1 <sup>2</sup>	N/A	N/A	0
	Programming completed	Data	Data <sup>4</sup>	Data	Data	Data	1
	Erase in progress	0	Toggle	0/1 <sup>2</sup>	1 <sup>3</sup>	Toggle	0
	Erase completed	1	Data <sup>4</sup>	Data	Data	Data <sup>4</sup>	1
Erase Suspend	Read within erase suspended sector	1	No toggle	0	N/A	Toggle	1
	Read within non-erase suspended sector	Data	Data	Data	Data	Data	1
	Programming in progress <sup>5</sup>	DQ[7]#	Toggle	0/1 <sup>2</sup>	N/A	N/A	0
	Programming completed <sup>5</sup>	Data	Data <sup>4</sup>	Data	Data	Data	1

**Notes:**

1. A valid address is required when reading status information. See text for additional information.
2. DQ[5] status switches to a '1' when a program or erase operation exceeds the maximum timing limit.
3. A '1' during sector erase indicates that the 50  $\mu$ s time-out has expired and active erasure is in progress. DQ[3] is not applicable to the chip erase operation.
4. Equivalent to 'No Toggle' because data is obtained in this state.
5. Programming can be done only in a non-suspended sector (a sector not marked for erasure).

rithm is in progress or completed, or whether the device is in Erase Suspend mode. Data# Polling is valid after the rising edge of the final WE# pulse in the Program or Erase command sequence.

The system must do a read at the program address to obtain valid programming status information on this bit. While a programming operation is in progress, the device outputs the complement of the value programmed to DQ[7]. When the programming operation is complete, the device outputs the value programmed to DQ[7]. If a program operation is attempted within a protected sector, Data# Polling on DQ[7] is active for approximately 2  $\mu$ s, then the device returns to reading array data.

The host must read at an address within any non-protected sector scheduled for erasure to obtain valid erase status information on DQ[7]. During an erase operation, Data# Polling produces a "0" on DQ[7]. When the erase operation is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a "1" on DQ[7]. If all sectors selected for erasing are protected, Data# Polling on DQ[7] is active for approximately 100  $\mu$ s, then the device returns to reading array data. If at least one selected sector is not protected, the erase operation erases the unprotected sectors, and ignores the command for the selected sectors that are protected.

When the system detects that DQ[7] has changed from the complement to true data (or "0" to "1" for erase), it should do an additional read cycle to read valid data from DQ[7:0]. This is because DQ[7] may change asynchronously with respect to the other data bits while Output Enable (OE#) is asserted low.

Figure 7 illustrates the Data# Polling test algorithm.

**DQ[6] - Toggle Bit I**

Toggle Bit I on DQ[6] indicates whether an Automatic Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the program or erase command sequence, including during the sector erase time-out. The system may use either OE# or CE# to control the read cycles.

Successive read cycles at any address during an Automatic Program algorithm operation (including programming while in Erase Suspend mode) cause DQ[6] to toggle. DQ[6] stops toggling when the operation is complete. If a program address falls within a protected sector, DQ[6] toggles for approximately 2  $\mu$ s after the program command sequence is written, then returns to reading array data.

While the Automatic Erase algorithm is operating, successive read cycles at any address cause



DQ[6] to toggle. DQ[6] stops toggling when the erase operation is complete or when the device is placed in the Erase Suspend mode. The host may use DQ[2] to determine which sectors are erasing or erase-suspended (see below). After an Erase command sequence is written, if all sectors selected for erasing are protected, DQ[6] toggles for approximately 100 μs, then returns to reading array data. If at least one selected sector is not protected, the Automatic Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

**DQ[2] - Toggle Bit II**

Toggle Bit II, DQ[2], when used with DQ[6], indicates whether a particular sector is actively erasing or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence. The device toggles DQ[2] with each OE# or CE# read cycle.

DQ[2] toggles when the host reads at addresses within sectors that have been selected for erasure, but cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ[6], by comparison, indicates whether the device is actively erasing or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information.


Figure 8 illustrates the operation of Toggle Bits I and II.

**DQ[5] - Exceeded Timing Limits**

DQ[5] is set to a '1' when the program or erase time has exceeded a specified internal pulse count limit. This is a failure condition that indicates that the program or erase cycle was not successfully completed. DQ[5] status is valid only while DQ[7] or DQ[6] indicate that the Automatic Algorithm is in progress.

The DQ[5] failure condition will also be signaled if the host tries to program a '1' to a location that is previously programmed to '0', since only an erase operation can change a '0' to a '1'.

For both of these conditions, the host must issue a Read/Reset command to return the device to the Read mode.



**Notes:**


1. During programming, the program address. During sector erase, an address within any non-protected sector scheduled for erasure. During chip erase, an address within any non-protected sector.
2. Recheck DQ[7] since it may change asynchronously at the same time as DQ[5].

**Figure 7. Data# Polling Test Algorithm**

**DQ[3] - Sector Erase Timer**

After writing a Sector Erase command sequence, the host may read DQ[3] to determine whether or not an erase operation has begun. When the sector erase time-out expires and the sector erase operation commences, DQ[3] switches from a '0' to a '1'. Refer to the "Sector Erase Command" section for additional information. Note that the sector erase timer does not apply to the Chip Erase command.

After the initial Sector Erase command sequence is issued, the system should read the status on DQ[7] (Data# Polling) or DQ[6] (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ[3]. If DQ[3] is a '1', the internally controlled erase cycle has begun and



**Figure 8. Toggle Bit I and II Test Algorithm**

all further sector erase data cycles or commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ[3] is a '0', the device will accept a sector erase data cycle to mark an additional sector for erasure. To ensure that

the data cycles have been accepted, the system software should check the status of DQ[3] prior to and following each subsequent sector erase data cycle. If DQ[3] is high on the second status check, the last data cycle might not have been accepted.

**HARDWARE DATA PROTECTION**

The HY29F400A provides several methods of protection to prevent accidental erasure or programming which might otherwise be caused by spurious system level signals during V<sub>CC</sub> power-up and power-down transitions, or from system noise. These methods are described in the sections that follow.

**Command Sequences**

Commands that may alter array data require a sequence of cycles as described in Table 5. This provides data protection against inadvertent writes.

**Low V<sub>CC</sub> Write Inhibit**

To protect data during V<sub>CC</sub> power-up and power-down, the device does not accept write cycles when V<sub>CC</sub> is less than V<sub>LKO</sub> (typically 3.7 volts). The

command register and all internal program/erase circuits are disabled, and the device resets to the Read mode. Writes are ignored until V<sub>CC</sub> is greater than V<sub>LKO</sub>. The system must provide the proper signals to the control pins to prevent unintentional writes when V<sub>CC</sub> is greater than V<sub>LKO</sub>.

**Write Pulse “Glitch” Protection**

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

**Logical Inhibit**

Write cycles are inhibited by asserting any one of the following conditions: OE# = V<sub>IL</sub>, CE# = V<sub>IH</sub>, or WE# = V<sub>IH</sub>. To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

**Power-Up Write Inhibit**

If  $WE\# = CE\# = V_{IL}$  and  $OE\# = V_{IH}$  during power up, the device does not accept commands on the rising edge of  $WE\#$ . The internal state machine is automatically reset to the Read mode on power-up.

**Sector Protection**

Additional data protection is provided by the HY29F400A's sector protect feature, described previously, which can be used to protect sensitive areas of the Flash array from accidental or unauthorized attempts to alter the data.

**ABSOLUTE MAXIMUM RATINGS <sup>4</sup>**

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +125	°C
T <sub>BIAS</sub>	Ambient Temperature with Power Applied	-55 to +125	°C
V <sub>IN2</sub>	Voltage on Pin with Respect to V <sub>SS</sub> :		
	V <sub>CC</sub> <sup>1</sup>	-2.0 to +7.0	V
	A[9], OE#, RESET# <sup>2</sup>	-2.0 to +12.5	V
	All Other Pins <sup>1</sup>	-2.0 to +7.0	V
I <sub>OS</sub>	Output Short Circuit Current <sup>3</sup>	200	mA

**Notes:**


1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot V<sub>SS</sub> to -2.0V for periods of up to 20 ns. See Figure 9. Maximum DC voltage on input or I/O pins is V<sub>CC</sub> + 0.5 V. During voltage transitions, input or I/O pins may overshoot to V<sub>CC</sub> + 2.0 V for periods up to 20 ns. See Figure 10.
2. Minimum DC input voltage on pins A[9], OE#, and RESET# is -0.5 V. During voltage transitions, A[9], OE#, and RESET# may undershoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 9. Maximum DC input voltage on these pins is +12.5 V which may overshoot to 13.5 V for periods up to 20 ns.
3. No more than one output at a time may be shorted to V<sub>SS</sub>. Duration of the short circuit should be less than one second.
4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS <sup>1</sup>**


Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to +70	°C
V <sub>CC</sub>	Operating Supply Voltage:		
	-50 Versions	+4.75 to +5.25	V
	All Other Versions	+4.50 to +5.50	V

**Notes:**

1. Recommended Operating Conditions define those limits between which the functionality of the device is guaranteed.



**Figure 9. Maximum Undershoot Waveform**



**Figure 10. Maximum Overshoot Waveform**

**DC CHARACTERISTICS**
**TTL/NMOS Compatible**

Parameter	Description	Test Setup	Min	Typ	Max	Unit
$I_{LI}$	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max			$\pm 1.0$	$\mu A$
$I_{LIT}$	Input Load Current A[9], OE#, RESET#	$V_{CC} = V_{CC}$ Max; A[9] = OE# = RESET# = 12.5 V			50	$\mu A$
$I_{LO}$	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max			$\pm 1.0$	$\mu A$
$I_{CC1}$	$V_{CC}$ Active Read Current <sup>1, 2</sup>	CE# = $V_{IL}$ , OE# = $V_{IH}$ , f = 5MHz, Byte Mode		19	40	mA
		CE# = $V_{IL}$ , OE# = $V_{IH}$ , f = 5MHz, Word Mode		19	50	mA
$I_{CC2}$	$V_{CC}$ Active Write Current <sup>2, 3, 4</sup>	CE# = $V_{IL}$ , OE# = $V_{IH}$		36	60	mA
$I_{CC3}$	$V_{CC}$ CE# Controlled TTL Standby Current <sup>2</sup>	OE# = CE# = RESET# = $V_{IH}$		0.4	1.0	mA
$I_{CC4}$	$V_{CC}$ RESET# Controlled TTL Standby Current <sup>2</sup>	RESET# = $V_{IL}$		0.4	1.0	mA
$V_{IL}$	Input Low Voltage		-0.5		0.8	V
$V_{IH}$	Input High Voltage		2.0		$V_{CC} + 0.5$	V
$V_{ID}$	Voltage for Electronic ID and Temporary Sector Unprotect	$V_{CC} = 5.0V$	11.5		12.5	V
$V_{OL}$	Output Low Voltage	$V_{CC} = V_{CC}$ Min, $I_{OL} = 5.8$ mA			0.45	V
$V_{OH}$	Output High Voltage	$V_{CC} = V_{CC}$ Min, $I_{OH} = -2.5$ mA	2.4			V
$V_{LKO}$	Low $V_{CC}$ Lockout Voltage <sup>4</sup>		3.2		4.2	V

**Notes:**

1. The  $I_{CC}$  current is listed is typically less than 2 mA/MHz with OE# at  $V_{IH}$ .
2. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CC}$  Max.
3.  $I_{CC}$  active while the Automatic Erase or Automatic Program algorithm is in progress.
4. Not 100% tested.

## DC CHARACTERISTICS

## CMOS Compatible

Parameter	Description	Test Setup	Min	Typ	Max	Unit
$I_{LI}$	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max			$\pm 1.0$	$\mu A$
$I_{LIT}$	Input Load Current A[9], OE#, RESET#	$V_{CC} = V_{CC}$ Max, A[9] = OE# = RESET# = 12.5 V			50	$\mu A$
$I_{LO}$	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max			$\pm 1.0$	$\mu A$
$I_{CC1}$	$V_{CC}$ Active Read Current <sup>1, 2</sup>	CE# = $V_{IL}$ , OE# = $V_{IH}$ , f = 5MHz, Byte Mode		20	40	mA
		CE# = $V_{IL}$ , OE# = $V_{IH}$ , f = 5MHz, Word Mode		28	50	mA
$I_{CC2}$	$V_{CC}$ Active Write Current <sup>2, 3, 4</sup>	CE# = $V_{IL}$ , OE# = $V_{IH}$		30	50	mA
$I_{CC3}$	$V_{CC}$ CE# Controlled CMOS Standby Current <sup>2, 5</sup>	$V_{CC} = V_{CC}$ Max, CE# = RESET# = $V_{CC} \pm 0.5V$		0.3	5	$\mu A$
$I_{CC4}$	$V_{CC}$ RESET# Controlled CMOS Standby Current <sup>2, 5</sup>	$V_{CC} = V_{CC}$ Max, RESET# = $V_{SS} \pm 0.5V$		0.3	5	$\mu A$
$V_{IL}$	Input Low Voltage		-0.5		0.8	V
$V_{IH}$	Input High Voltage		$0.7 \times V_{CC}$		$V_{CC} + 0.3$	V
$V_{ID}$	Voltage for Electronic ID and Temporary Sector Unprotect	$V_{CC} = 5.0V$	11.5		12.5	V
$V_{OL}$	Output Low Voltage	$V_{CC} = V_{CC}$ Min, $I_{OL} = 5.8$ mA			0.45	V
$V_{OH}$	Output High Voltage	$V_{CC} = V_{CC}$ Min, $I_{OH} = -2.5$ mA	$0.85 \times V_{CC}$			V
		$V_{CC} = V_{CC}$ Min, $I_{OH} = -100$ $\mu A$	$V_{CC} - 0.4$			V
$V_{LKO}$	Low $V_{CC}$ Lockout Voltage <sup>3</sup>		3.2		4.2	V

## Notes:

1. The  $I_{CC}$  current is listed is typically less than 2 mA/MHz with OE# at  $V_{IH}$ .
2. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CC}$  Max.
3.  $I_{CC}$  active while the Automatic Erase or Automatic Program algorithm is in progress.
4. Not 100% tested.
5.  $I_{CC3} = 20$   $\mu A$  maximum for industrial and extended temperature versions.

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Steady	
	Changing from H to L	
	Changing from L to H	
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Centerline is High Impedance State (High Z)

### TEST CONDITIONS




Figure 11. Test Setup

Table 7. Test Specifications

Test Condition	- 50 with Vcc ± 5%	- 55	- 70 - 90	Unit
Output Load	1 TTL Gate			
Output Load Capacitance (CL)	30	30	100	pF
Input Rise and Fall Times	5	5	20	ns
Input Signal Low Level	0.0	0.0	0.45	V
Input Signal High Level	3.0	3.0	2.4	V
Low Timing Measurement Signal Level	1.5	1.5	0.8	V
High Timing Measurement Signal Level	1.5	1.5	2.0	V




Figure 12. Input Waveforms and Measurement Levels

AC CHARACTERISTICS

Read Operations

Parameter		Description	Test Setup		Speed Option				Unit
JEDEC	Std				- 50	- 55	- 70	- 90	
$t_{AVAV}$	$t_{RC}$	Read Cycle Time <sup>1</sup>		Min	50	55	70	90	ns
$t_{AVQV}$	$t_{ACC}$	Address to Output Delay	CE# = V <sub>IL</sub> OE# = V <sub>IL</sub>	Max	50	55	70	90	ns
$t_{ELQV}$	$t_{CE}$	Chip Enable to Output Delay	OE# = V <sub>IL</sub>	Max	50	55	70	90	ns
$t_{EHQZ}$	$t_{DF}$	Chip Enable to Output High Z <sup>1</sup>		Max	15	15	20	20	ns
$t_{GLQV}$	$t_{OE}$	Output Enable to Output Delay	CE# = V <sub>IL</sub>	Max	25	25	30	35	ns
$t_{GHQZ}$	$t_{DF}$	Output Enable to Output High Z <sup>1</sup>		Max	15	15	20	20	ns
	$t_{OEh}$	Output Enable Hold Time <sup>1</sup>	Read	Min	0				ns
			Toggle and Data# Polling	Min	10				ns
$t_{AXQX}$	$t_{OH}$	Output Hold Time from Addresses, CE# or OE#, Whichever Occurs First <sup>1</sup>		Min	0				ns

Notes:

1. Not 100% tested.




Figure 13. Read Operation Timings




AC CHARACTERISTICS

Hardware Reset (RESET#)


Parameter		Description	Test Setup	Speed Option				Unit
JEDEC	Std			- 50	- 55	- 70	- 90	
	$t_{READY}$	RESET# Pin Low (During Automatic Algorithms) to Read or Write <sup>1</sup>		Max	20			$\mu$ s
	$t_{READY}$	RESET# Pin Low (NOT During Automatic Algorithms) to Read or Write <sup>1</sup>		Max	500			ns
	$t_{RP}$	RESET# Pulse Width		Min	500			ns
	$t_{RH}$	RESET# High Time Before Read <sup>1</sup>		Min	50			ns
	$t_{RB}$	RY/BY# Recovery Time		Min	0			ns

Notes:

1. Not 100% tested.



Reset Timings NOT During Automatic Algorithms



Reset Timings During Automatic Algorithms

Figure 14. RESET# Timings

AC CHARACTERISTICS

Word/Byte Configuration (BYTE#)

Parameter		Description		Speed Option				Unit
JEDEC	Std			- 50	- 55	- 70	- 90	
	$t_{ELFL}$	CE# to BYTE# Switching Low	Max	5				ns
	$t_{ELFH}$	CE# to BYTE# Switching High	Max	5				ns
	$t_{FLQZ}$	BYTE# Switching Low to Output High-Z	Max	15	15	20	20	ns
	$t_{FHQV}$	BYTE# Switching High to Output Active	Min	50	55	70	90	ns





Figure 15. BYTE# Timings for Read Operations



Note: Refer to the Program/Erase Operations table for  $t_{AS}$  and  $t_{AH}$  specifications.

Figure 16. BYTE# Timings for Write Operations


**AC CHARACTERISTICS**
**Program and Erase Operations**

Parameter		Description		Speed Option				Unit
JEDEC	Std			- 50	- 55	- 70	- 90	
$t_{AVAV}$	$t_{WC}$	Write Cycle Time <sup>1</sup>	Min	50	55	70	90	ns
$t_{AVWL}$	$t_{AS}$	Address Setup Time	Min	0				ns
$t_{WLAX}$	$t_{AH}$	Address Hold Time	Min	50	45	45	45	ns
$t_{DVWH}$	$t_{DS}$	Data Setup Time	Min	25	25	30	45	ns
$t_{WHDX}$	$t_{DH}$	Data Hold Time	Min	0				ns
$t_{GHWL}$	$t_{GHWL}$	Read Recovery Time Before Write	Min	0				ns
$t_{ELWL}$	$t_{CS}$	CE# Setup Time	Min	0				ns
$t_{WHEH}$	$t_{CH}$	CE# Hold Time	Min	0				ns
$t_{WLWH}$	$t_{WP}$	Write Pulse Width	Min	30	30	35	45	ns
$t_{WHWL}$	$t_{WPH}$	Write Pulse Width High	Min	20				ns
$t_{WHWH1}$	$t_{WHWH1}$	Programming Operation <sup>1, 2, 3</sup>	Byte Mode	Typ	7			$\mu$ s
				Max	300			$\mu$ s
			Word Mode	Typ	12			$\mu$ s
				Max	500			$\mu$ s
		Chip Programming Operation <sup>1, 2, 3, 5</sup>	Byte Mode	Typ	3.6			sec
				Max	10.8			sec
			Word Mode	Typ	3.1			sec
				Max	9.3			sec
$t_{WHWH2}$	$t_{WHWH2}$	Sector Erase Operation <sup>1, 2, 4</sup>	Typ	1			sec	
			Max	8			sec	
$t_{WHWH3}$	$t_{WHWH3}$	Chip Erase Operation <sup>1, 2, 4</sup>	Typ	11			sec	
			Max	88			sec	
		Erase and Program Cycle Endurance	Typ	1,000,000			cycles	
			Min	100,000			cycles	
	$t_{VCS}$	$V_{CC}$ Setup Time	Min	50				$\mu$ s
	$t_{RB}$	Recovery Time from RY/BY#	Min	0				ns
	$t_{BUSY}$	WE# to RY/BY# Delay	Min	30	30	30	35	ns

**Notes:**

- Not 100% tested.
- Typical program and erase times assume the following conditions: 25 °C,  $V_{CC}$  = 5.0 volts, 100,000 cycles. In addition, programming typicals assume a checkerboard pattern. Maximum program and erase times are under worst case conditions of 90 °C,  $V_{CC}$  = 4.5 volts (4.75 volts for 55 ns version), 100,000 cycles.
- Excludes system-level overhead, which is the time required to execute the four-bus-cycle sequence for the program command. See Table 5 for further information on command sequences.
- Excludes 0x00 programming prior to erasure. In the preprogramming step of the Automatic Erase algorithm, all bytes are programmed to 0x00 before erasure.
- The typical chip programming time is considerably less than the maximum chip programming time listed since most bytes program faster than the maximum programming times specified. The device sets DQ[5] = 1 only if the maximum byte program time specified is exceeded. See Write Operation Status section for additional information.

AC CHARACTERISTICS




Notes:

1. PA = Program Address, PD = Program Data,  $D_{OUT}$  is the true data at the program address.
2. Commands shown are for Word mode operation.
3.  $V_{CC}$  shown only to illustrate  $t_{VCS}$  measurement references. It cannot occur as shown during a valid command sequence.

Figure 17. Program Operation Timings

AC CHARACTERISTICS




Notes:

1. SA =Sector Address (for sector erase), VA = Valid Address for reading status data (see Write Operation Status section),  $D_{OUT}$  is the true data at the read address.(0xFF after an erase operation).
2. Commands shown are for Word mode operation.
3.  $V_{CC}$  shown only to illustrate  $t_{VCS}$  measurement references. It cannot occur as shown during a valid command sequence.

Figure 18. Sector/Chip Erase Operation Timings


**AC CHARACTERISTICS**



**Notes:**

1. VA = Valid Address for reading Data# Polling status data (see Write Operation Status section).
2. Illustration shows first status cycle after command sequence, last status read cycle and array data read cycle.

**Figure 19. Data# Polling Timings (During Automatic Algorithms)**




**Notes:**

1. VA = Valid Address for reading Toggle Bits (DQ2, DQ6) status data (see Write Operation Status section).
2. Illustration shows first two status read cycles after command sequence, last status read cycle and array data read cycle.

**Figure 20. Toggle Polling Timings (During Automatic Algorithms)**

AC CHARACTERISTICS



Notes:

1. The system may use CE# or OE# to toggle DQ[2] and DQ[6]. DQ[2] toggles only when read at an address within an erase-suspended sector.

Figure 21. DQ[2] and DQ[6] Operation

Sector Protect and Unprotect, Temporary Sector Unprotect

Parameter		Description		Speed Option				Unit
JEDEC	Std			- 50	- 55	- 70	- 90	
	$t_{ST}$	Voltage Setup Time	Min	4				$\mu s$
	$t_{RSP}$	RESET# Setup Time for Temporary Sector Unprotect	Min	4				$\mu s$
	$t_{CE}$	Chip Enable to Output Delay	Max	50	55	70	90	ns
	$t_{OE}$	Output Enable to Output Delay	Max	25	25	30	35	ns
	$t_{VIDR}$	$V_{ID}$ Transition Time for Temporary Sector Unprotect <sup>1</sup>	Min	500				ns
	$t_{VLHT}$	$V_{ID}$ Transition Time for Sector Protect and Unprotect <sup>1</sup>	Min	500				ns
	$t_{WPP1}$	Write Pulse Width for Sector Protect	Min	100				$\mu s$
	$t_{WPP2}$	Write Pulse Width for Sector Unprotect	Min	100				ms
	$t_{OESP}$	OE# Setup Time to WE# Active <sup>1</sup>	Min	4				$\mu s$
	$t_{CSP}$	CE# Setup Time to WE# Active <sup>1</sup>	Min	4				$\mu s$

Notes:

1. Not 100% tested.




Figure 22. Temporary Sector Unprotect Timings

AC CHARACTERISTICS




Figure 23. Sector Protect Timings



AC CHARACTERISTICS




Figure 24. Sector Unprotect Timings

## AC CHARACTERISTICS


## Alternate CE# Controlled Erase/Program Operations

Parameter		Description		Speed Option				Unit
JEDEC	Std			- 50	- 55	- 70	- 90	
$t_{AVAV}$	$t_{WC}$	Write Cycle Time <sup>1</sup>	Min	50	55	70	90	ns
$t_{AVEL}$	$t_{AS}$	Address Setup Time	Min	0				ns
$t_{ELAX}$	$t_{AH}$	Address Hold Time	Min	45	45	45	45	ns
$t_{DVEH}$	$t_{DS}$	Data Setup Time	Min	25	25	30	45	ns
$t_{EHDX}$	$t_{DH}$	Data Hold Time	Min	0				ns
$t_{GHLEL}$	$t_{GHLEL}$	Read Recovery Time Before Write	Min	0				ns
$t_{WLEL}$	$t_{WS}$	WE# Setup Time	Min	0				ns
$t_{EHWH}$	$t_{WH}$	WE# Hold Time	Min	0				ns
$t_{ELEH}$	$t_{CP}$	CE# Pulse Width	Min	30	30	35	45	ns
$t_{EHEL}$	$t_{CPH}$	CE# Pulse Width High	Min	20				ns
$t_{WHWH1}$	$t_{WHWH1}$	Programming Operation <sup>1, 2, 3</sup>	Byte Mode	Typ	7			$\mu$ s
				Max	300			$\mu$ s
			Word Mode	Typ	12			$\mu$ s
				Max	500			$\mu$ s
		Chip Programming Operation <sup>1, 2, 3, 5</sup>	Byte Mode	Typ	3.6			sec
				Max	10.8			sec
			Word Mode	Typ	3.13			sec
				Max	9.3			sec
$t_{WHWH2}$	$t_{WHWH2}$	Sector Erase Operation <sup>1, 2, 4</sup>	Typ	1			sec	
			Max	8			sec	
$t_{WHWH3}$	$t_{WHWH3}$	Chip Erase Operation <sup>1, 2, 4</sup>	Typ	11			sec	
			Max	88			sec	
		Erase and Program Cycle Endurance	Typ	1,000,000			cycles	
			Min	100,000			cycles	
	$t_{BUSY}$	CE# to RY/BY# Delay	Min	30	30	30	35	ns

**Notes:**

- Not 100% tested.
- Typical program and erase times assume the following conditions: 25 °C,  $V_{CC} = 5.0$  volts, 100,000 cycles. In addition, programming typicals assume a checkerboard pattern. Maximum program and erase times are under worst case conditions of 90 °C,  $V_{CC} = 4.5$  volts (4.75 volts for 55 ns version), 100,000 cycles.
- Excludes system-level overhead, which is the time required to execute the four-bus-cycle sequence for the program command. See Table 5 for further information on command sequences.
- Excludes 0x00 programming prior to erasure. In the preprogramming step of the Automatic Erase algorithm, all bytes are programmed to 0x00 before erasure.
- The typical chip programming time is considerably less than the maximum chip programming time listed since most bytes program faster than the maximum programming times specified. The device sets DQ[5] = 1 only if the maximum byte program time specified is exceeded. See Write Operation Status section for additional information.

AC CHARACTERISTICS



Notes:

1. PA = program address, PD = program data, VA = Valid Address for reading program or erase status (see Write Operation Status section),  $D_{OUT}$  = array data read at VA.
2. Illustration shows the last two cycles of the program or erase command sequence and the last status read cycle.
3. Word mode addressing shown.
4. RESET# shown only to illustrate  $t_{RH}$  measurement references. It cannot occur as shown during a valid command sequence.

Figure 25. Alternate CE# Controlled Write Operation Timings

### Latchup Characteristics

Description	Minimum	Maximum	Unit
Input voltage with respect to $V_{SS}$ on all pins except I/O pins (including A[9], OE# and RESET#)	-1.0	12.5	V
Input voltage with respect to $V_{SS}$ on all I/O pins	- 1.0	$V_{CC} + 1.0$	V
$V_{CC}$ Current	- 100	100	mA

**Notes:**

1. Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 5.0V$ , one pin at a time.

### TSOP and PSOP Pin Capacitance

Symbol	Parameter	Test Setup	Typ	Max	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0$	6	7.5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0$	8.5	12	pF
$C_{IN2}$	Control Pin Capacitance	$V_{IN} = 0$	7.5	9	pF

**Notes:**

1. Sampled, not 100% tested.
2. Test conditions:  $T_A = 25\text{ }^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ .


### Data Retention

Parameter	Test Conditions	Minimum	Unit
Minimum Pattern Data Retention Time	150 °C	10	Years
	125 °C	20	Years


## PACKAGE DRAWINGS

### Physical Dimensions

**TSOP48** - 48-pin Thin Small Outline Package (measurements in millimeters)




**PSOP44** - 44-pin Plastic Small Outline Package (measurements in millimeters)



**ORDERING INFORMATION**

Hynix products are available in several speeds, packages and operating temperature ranges. The ordering part number is formed by combining a number of fields, as indicated below. Refer to the 'Valid Combinations' table, which lists the configurations that are planned to be supported in volume. Please contact your local Hynix representative or distributor to confirm current availability of specific configurations and to determine if additional configurations have been released.



**VALID COMBINATIONS <sup>1</sup>**

	Package and Speed											
	PSOP				TSOP				Reverse TSOP			
Temperature	50 ns	55 ns	70 ns	90 ns	50 ns	55 ns	70 ns	90 ns	50 ns	55 ns	70 ns	90 ns
Commercial	G-50	G-55	G-70	G-90	T-50	T-55	T-70	T-90	R-50	R-55	R-70	R-90
Industrial	G-50I	G-55I	G-70I	G-90I	T-50I	T-55I	T-70I	T-90I	R-50I	R-55I	R-70I	R-90I

**Note:**

- The complete part number is formed by appending the Boot Block Location code and the suffix shown in the table above to the Device Number. For example, the part number for a 90 ns, Commercial temperature range device in the reverse TSOP package with the top boot block option is *HY29F400ATR-90*.

---

### Important Notice

© 2002 by Hynix Semiconductor America. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Hynix Semiconductor Inc. or Hynix Semiconductor America (collectively "Hynix").

The information in this document is subject to change without notice. Hynix shall not be responsible for any errors that may appear in this document and makes no commitment to update or keep current the information contained in this document. Hynix advises its customers to obtain the latest version of the device specification to verify, before placing orders, that the information being relied upon by the customer is current.

Devices sold by Hynix are covered by warranty and patent indemnification provisions appearing in Hynix Terms and Condi-

tions of Sale only. Hynix makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Hynix makes no warranty of merchantability or fitness for any purpose.

Hynix's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Hynix prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustain life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Revision Record		
Rev.	Date	Details
1.0	1/02	Initial release.
1.1	1/29	Change Access speed from 45, 55, 70, 90ns to 50, 55, 70, 90ns



Flash Memory Business Unit, Korea  
 Hynix Semiconductor Inc.  
 891, Daechi-dong  
 Kangnam-gu  
 Seoul, Korea

Telephone: +82-2-3459-5980  
 Fax: +82-2-3459-5988

<http://www.hynix.com>

Flash Memory Business Unit HQ  
 Hynix Semiconductor Inc.  
 3101 North First Street  
 San Jose, CA 95134  
 USA

Telephone: (408) 232-8800  
 Fax: (408) 232-8805

<http://www.us.hynix.com>