## 300/309-OUTPUT TFT-LCD SOURCE DRIVER (64 GRAY SCALE)

## DESCRIPTION

The $\mu$ PD16640C is a source driver for TFT-LCD 64-gray scale displays. Its logic circuit operates at 3.3 V and the driver circuit operates at 3.3 or 5.0 V (selectable). The input data is digital data at 6 bits $\times 3$ dots, and 260,000 colors can be displayed in 64 -value outputs $\gamma$-corrected by the internal $\mathrm{D} / \mathrm{A}$ converter and 11 external power supplies.
The clock frequency is 55 MHz MIN . By switching over the number of outputs between 300 and 309, the $\mu$ PD16640C can be used in TFT-LCD panels conforming to the SVGA/XGA standards.

## FEATURES

- CMOS level input
- Number of outputs selectable (Osel = H : 300 outputs, Osel = L : 309 outputs)
- 6 bits (gray scale data) x 3 dots input
-64-value output by 11 external power supplies and internal D/A converter
- Output dynamic range : Vss2 + 0.1 V to Vdd2-0.1 V
- High-speed data transfer: fmax. $=55 \mathrm{MHz}$ MIN.(internal data transfer speed when VDD1 = 3.0 V )
- Precharge-less output buffer
- Level of $\gamma$-corrected power supply can be inverted.
- Input data inversion function (INV)
- Logic power supply (VDD1) : $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$
- Driver power supply (VDd2) : $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}\left(\mathrm{~V}_{\text {sel }}=\mathrm{H}\right)$

$$
5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}\left(\mathrm{~V}_{\text {sel }}=\mathrm{L}\right)
$$

## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD16640CN-xxx | TCP (TAB package) |

Remark The TCP's external shape is customized. To order your TCP's external shape, please contact a NEC salesperson.

## 1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.

## 2. PIN CONFIGURATION ( $\mu$ PD16640CN-xxx)



Remark Osel and Vsel pins are internally pulled up.
Therefore, the number of input pins can be reduced by opening or short-circuiting these pins to Vss2 by means of TCP writing.

## 3. PIN FUNCTIONS

| Pin Symbol | Pin Name | Description |
| :---: | :---: | :---: |
| $\mathrm{S}_{1}$ to $\mathrm{S}_{309}$ | Driver output | Output 64 gray scale analog voltages converted from digital signals. <br> $\mathrm{O}_{\text {sel }}=\mathrm{H}: 300$ outputs ( $\mathrm{S}_{1}-\mathrm{S}_{150}, \mathrm{~S}_{160}-\mathrm{S}_{309}$ ) <br> Osel $=\mathrm{L}: 309$ outputs ( $\mathrm{S}_{1}-\mathrm{S}_{309}$ ) <br> Output pins $\mathrm{S}_{151}$ to $\mathrm{S}_{159}$ are invalid in 300 -output mode. |
| D00 to D05 | Display data input | Inputs 18-bit-wide display gray scale data ( 6 bits) $\times 3$ dots (RGB). Dx0 : LSB, Dx5 : MSB |
| $\mathrm{D}_{10}$ to D15 |  |  |
| $\mathrm{D}_{20}$ to $\mathrm{D}_{25}$ |  |  |
| R,/L | Shift direction select input | This pin inputs/outputs start pulses in cascade mode. Shift direction of shift register is as follows: <br> R,/L $=\mathrm{H}:$ STHR input, $\mathrm{S}_{1} \rightarrow \mathrm{~S}_{309}$, STHL output <br> $R, / L=L: S T H L$ input, $S_{309} \rightarrow S_{1}$, STHR output |
| STHR | Right shift start pulse I/O | $R, / L=H$ : Inputs start pulse <br> $R, / L=L$ : Outputs start pulse |
| STHL | Left shift start pulse I/O | $R, / L=H$ : Outputs start pulse <br> $R, / L=L$ : Inputs start pulse |
| Osel | Number of output selection | Selects number of outputs. This pin is internally pulled up by VDD1 power supply. <br> Osel $=\mathrm{H}: 300$ outputs <br> Osel $=\mathrm{L}$ : 309 outputs |
| $\mathrm{V}_{\text {sel }}$ | Driver voltage selection | Selects driver voltage. This pin is internally pulled up by VDD2 power supply. <br> $V_{\text {sel }}=\mathrm{H}: 300$ outputs <br> $\mathrm{V}_{\text {sel }}=\mathrm{L}$ : 309 outputs |
| CLK | Shift clock input | Inputs shift clock to shift register. Display data is loaded to data register at rising edge of this pin. <br> When Osel $=\mathrm{H}$, start pulse output goes high at rising edge of 100th clock after start pulse has been input, and serves as start pulse to driver in next stage. When Osel = L, start pulse output goes high at rising edge of 103rd clock after start pulse has been input, and serves as start pulse to driver in next stage. 103rd clock of driver in first stage serves as start pulse of driver in next stage. |
| STB | Latch input | Contents of data register are latched at rising edge, transferred to D/A converter, and output as analog voltage corresponding to display data. Contents of internal shift register are cleared after STB has been input. One pulse of this signal is input when $\mu \mathrm{PD} 16640 \mathrm{C}$ is started, and then device operates normally. For STB input timing, refer to 8. SWITCHING CHARACTERISTIC WAVEFORM. |
| Vo to $\mathrm{V}_{10}$ | $\gamma$-corrected power supply | Inputs $\gamma$-corrected power from external source. <br> $\mathrm{V}_{\mathrm{SS} 2+}+0.1 \mathrm{~V} \leq \mathrm{V}_{10} \leq \mathrm{V}_{9} \leq \mathrm{V}_{8} \leq \mathrm{V}_{7} \leq \mathrm{V}_{6} \leq \mathrm{V}_{5} \leq \mathrm{V}_{4} \leq \mathrm{V}_{3} \leq \mathrm{V}_{2} \leq \mathrm{V}_{1} \leq \mathrm{V}_{0} \leq \mathrm{V}_{\text {DD2 }}-0.1 \mathrm{~V}$ or <br> $\mathrm{V}_{\mathrm{ss} 2+} \mathrm{O} .1 \mathrm{~V} \leq \mathrm{V}_{0} \leq \mathrm{V}_{1} \leq \mathrm{V}_{2} \leq \mathrm{V}_{3} \leq \mathrm{V}_{4} \leq \mathrm{V}_{5} \leq \mathrm{V}_{6} \leq \mathrm{V}_{7} \leq \mathrm{V}_{8} \leq \mathrm{V}_{9} \leq \mathrm{V}_{10} \leq \mathrm{V}_{\text {DD2 }}-0.1 \mathrm{~V}$ <br> Maintain gray scale power supply during gray scale voltage output. |
| INV | Data inversion input | Input data can be inverted when display data is loaded. <br> INV = H : Inverts and loads input data. <br> INV = L : Does not invert input data. |
| Vod1 | Logic circuit power supply | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| VDD2 | Driver circuit power supply | $\begin{aligned} & \mathrm{V}_{\mathrm{sel}}=\mathrm{H}: \mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{sel}}=\mathrm{L}: \mathrm{V}_{\mathrm{DD} 2}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{aligned}$ |
| Vss1 | Logic ground | Ground |
| Vss2 | Driver ground | Ground |

Caution Be sure to turn on power in the order $V_{D D 1}$, logic input, $V_{D D 2}$, and gray scale power ( $\mathrm{V}_{0}$ to $\mathrm{V}_{10}$ ), and turn off power in the reverse order, to prevent the $\mu$ PD16640C from being damaged by latchup.
Be sure to observe this power sequence even during a transition period.

## 4. RELATION BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The 11 major points on the $\gamma$-characteristic curve of the LCD panel are arbitrarily set by external power supplies $V_{0}$ through $\mathrm{V}_{10}$. If the display data is 00 H or 3 FH , gray scale voltage $\mathrm{V}_{0}$ or $\mathrm{V}_{10}$ is output. If the display data is in the range 01 H to 3 EH , the high-order 3 bits select an external powers pair $\mathrm{V}_{n+1}, \mathrm{~V}_{\mathrm{n}}$. The low-order 3 bits evenly divide the range of $\mathrm{V}_{\mathrm{n}+1}, \mathrm{~V}_{\mathrm{n}}$ into eight segments by means of $\mathrm{D} / \mathrm{A}$ conversion (however, the ranges from $\mathrm{V}_{9}$ to $\mathrm{V}_{8}$ and from $\mathrm{V}_{2}$ to $\mathrm{V}_{1}$ are divided into seven segments) to output a 64 -grayscale voltage.


| $D_{\times 5}$ | $D_{44}$ | $D_{x 3}$ | $V_{n+1}-V_{n}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathrm{~V}_{1}-\mathrm{V}_{2}$ |
| 0 | 0 | 1 | $\mathrm{~V}_{2}-\mathrm{V}_{3}$ |
| 0 | 1 | 0 | $\mathrm{~V}_{3}-\mathrm{V}_{4}$ |
| 0 | 1 | 1 | $\mathrm{~V}_{4}-\mathrm{V}_{5}$ |
| 1 | 0 | 0 | $\mathrm{~V}_{5}-\mathrm{V}_{6}$ |
| 1 | 0 | 1 | $\mathrm{~V}_{6}-\mathrm{V}_{7}$ |
| 1 | 1 | 0 | $\mathrm{~V}_{7}-\mathrm{V}_{8}$ |
| 1 | 1 | 1 | $\mathrm{~V}_{8}-\mathrm{V}_{9}$ |



Figure 4-1. Relation between Input Data and $\boldsymbol{\gamma}$-corrected Voltage


Table 4-1. Relation between Input Data and Output Voltage

| Input Data | Dx5 | Dx4 | Dx3 | Dx2 | Dx1 | Dx0 | Output Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00H | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{V}_{0}$ |
| 01H | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 6 / 7$ |
| 02H | 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 5 / 7$ |
| 03H | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 4 / 7$ |
| 04H | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 3 / 7$ |
| 05H | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 2 / 7$ |
| 06H | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \times 1 / 7$ |
| 07H | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{V}_{2}$ |
| 08H | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \times 7 / 8$ |
| 09H | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{V}_{3}+\left(V_{2}-V_{3}\right) \times 6 / 8$ |
| 0AH | 0 | 0 | 1 | 0 | 1 | 0 | $V_{3}+\left(V_{2}-V_{3}\right) \times 5 / 8$ |
| 0BH | 0 | 0 | 1 | 0 | 1 | 1 | $\mathrm{V}_{3}+\left(V_{2}-V_{3}\right) \times 4 / 8$ |
| 0CH | 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{V}_{3}+\left(V_{2}-V_{3}\right) \times 3 / 8$ |
| 0DH | 0 | 0 | 1 | 1 | 0 | 1 | $V_{3}+\left(V_{2}-V_{3}\right) \times 2 / 8$ |
| 0EH | 0 | 0 | 1 | 1 | 1 | 0 | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \times 1 / 8$ |
| OFH | 0 | 0 | 1 | 1 | 1 | 1 | $V_{3}$ |
| 10 H | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right) \times 7 / 8$ |
| 11H | 0 | 1 | 0 | 0 | 0 | 1 | $V_{4}+\left(V_{3}-V_{4}\right) \times 6 / 8$ |
| 12H | 0 | 1 | 0 | 0 | 1 | 0 | $V_{4}+\left(V_{3}-V_{4}\right) \times 5 / 8$ |
| 13H | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right) \times 4 / 8$ |
| 14H | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{V}_{4}+\left(V_{3}-V_{4}\right) \times 3 / 8$ |
| 15H | 0 | 1 | 0 | 1 | 0 | 1 | $V_{4}+\left(V_{3}-V_{4}\right) \times 2 / 8$ |
| 16H | 0 | 1 | 0 | 1 | 1 | 0 | $V_{4}+\left(V_{3}-V_{4}\right) \times 1 / 8$ |
| 17H | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{V}_{4}$ |
| 18 H | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{V}_{5}+\left(\mathrm{V}_{4}-\mathrm{V}_{5}\right) \times 7 / 8$ |
| 19 H | 0 | 1 | 1 | 0 | 0 | 1 | $\mathrm{V}_{5}+\left(\mathrm{V}_{4}-\mathrm{V}_{5}\right) \times 6 / 8$ |
| 1 AH | 0 | 1 | 1 | 0 | 1 | 0 | $\mathrm{V}_{5}+\left(\mathrm{V}_{4}-\mathrm{V}_{5}\right) \times 5 / 8$ |
| 1BH | 0 | 1 | 1 | 0 | 1 | 1 | $V_{5}+\left(V_{4}-V_{5}\right) \times 4 / 8$ |
| 1 CH | 0 | 1 | 1 | 1 | 0 | 0 | $\mathrm{V}_{5}+\left(V_{4}-V_{5}\right) \times 3 / 8$ |
| 1DH | 0 | 1 | 1 | 1 | 0 | 1 | $\mathrm{V}_{5}+\left(V_{4}-V_{5}\right) \times 2 / 8$ |
| 1EH | 0 | 1 | 1 | 1 | 1 | 0 | $\mathrm{V}_{5}+\left(V_{4}-V_{5}\right) \times 1 / 8$ |
| 1FH | 0 | 1 | 1 | 1 | 1 | 1 | $\mathrm{V}_{5}$ |
| 20H | 1 | 0 | 0 | 0 | 0 | 0 | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \times 7 / 8$ |
| 21 H | 1 | 0 | 0 | 0 | 0 | 1 | $V_{6}+\left(V_{5}-V_{6}\right) \times 6 / 8$ |
| 22 H | 1 | 0 | 0 | 0 | 1 | 0 | $\mathrm{V}_{6}+\left(V_{5}-V_{6}\right) \times 5 / 8$ |
| 23 H | 1 | 0 | 0 | 0 | 1 | 1 | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \times 4 / 8$ |
| 24 H | 1 | 0 | 0 | 1 | 0 | 0 | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \times 3 / 8$ |
| 25H | 1 | 0 | 0 | 1 | 0 | 1 | $V_{6}+\left(V_{5}-V_{6}\right) \times 2 / 8$ |
| 26H | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{V}_{6}+\left(V_{5}-V_{6}\right) \times 1 / 8$ |
| 27H | 1 | 0 | 0 | 1 | 1 | 1 | $\mathrm{V}_{6}$ |
| 28 H | 1 | 0 | 1 | 0 | 0 | 0 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 7 / 8$ |
| 29 H | 1 | 0 | 1 | 0 | 0 | 1 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 6 / 8$ |
| 2AH | 1 | 0 | 1 | 0 | 1 | 0 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 5 / 8$ |
| 2BH | 1 | 0 | 1 | 0 | 1 | 1 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 4 / 8$ |
| 2CH | 1 | 0 | 1 | 1 | 0 | 0 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 3 / 8$ |
| 2DH | 1 | 0 | 1 | 1 | 0 | 1 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 2 / 8$ |
| 2EH | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \times 1 / 8$ |
| 2FH | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{V}_{7}$ |
| 30H | 1 | 1 | 0 | 0 | 0 | 0 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 7 / 8$ |
| 31H | 1 | 1 | 0 | 0 | 0 | 1 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 6 / 8$ |
| 32 H | 1 | 1 | 0 | 0 | 1 | 0 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 5 / 8$ |
| 33H | 1 | 1 | 0 | 0 | 1 | 1 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 4 / 8$ |
| 34 H | 1 | 1 | 0 | 1 | 0 | 0 | $V_{8}+\left(V_{7}-V_{8}\right) \times 3 / 8$ |
| 35H | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 2 / 8$ |
| 36H | 1 | 1 | 0 | 1 | 1 | 0 | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \times 1 / 8$ |
| 37H | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{V}_{8}$ |
| 38 H | 1 | 1 | 1 | 0 | 0 | 0 | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right) \times 6 / 7$ |
| 39 H | 1 | 1 | 1 | 0 | 0 | 1 | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right) \times 5 / 7$ |
| 3AH | 1 | 1 | 1 | 0 | 1 | 0 | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right) \times 4 / 7$ |
| 3BH | 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right) \times 3 / 7$ |
| 3 CH | 1 | 1 | 1 | 1 | 0 | 0 | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right) \times 2 / 7$ |
| 3DH | 1 | 1 | 1 | 1 | 0 | 1 | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right) \times 1 / 7$ |
| 3EH | 1 | 1 | 1 | 1 | 1 | 0 | $\mathrm{V}_{9}$ |
| 3FH | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{V}_{10}$ |

## $4.1 \gamma$ corrected Power Circuit

The reference power supply of the D/A converter consists of a ladder circuit with a total of 64 resistors, and resistance $\Sigma$ ri between $\gamma$-corrected power pins differs depending on each pair of $\gamma$-corrected power pins. One pair of $\gamma$-corrected power pins consists of seven or eight series resistors, and resistance $\Sigma$ ri in the figure below is indicated as the sum of the seven or eight resistors. The resistance ratio between the $\gamma$-corrected power pins (Eri ratio) is designed to be a value relatively close to the ratio of the $\gamma$-corrected voltages $\mathrm{V}_{1}$ to $\mathrm{V}_{9}$ (gray-scale voltages in 8 steps) used in an actual LCD panel. Under ideal conditions where there is no difference between the two, therefore, there is no voltage difference between the voltage of the $\gamma$-corrected power supplies and the gray-scale voltages in 8 steps of the resistor ladder circuits of the $\mu \mathrm{PD} 16640 \mathrm{C}$, and no current flows into the $\gamma$-corrected power pins $\mathrm{V}_{1}$ to $\mathrm{V}_{9}$. As a result, a voltage-follower circuit is not necessary.

Figure 4-2. $\gamma$-corrected Power Circuit


## 5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 6 bits $\times$ RGB(3 dots)
Input width : 18 bits
(1) $R, / L=H$ (right shift)

| Output | $S_{1}$ | $S_{2}$ | $S_{3}$ | $\ldots$ | $S_{308}$ | $S_{309}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | $D_{00}$ to $D_{05}$ | $D_{10}$ to $D_{15}$ | $D_{20}$ to $D_{25}$ | $\ldots$ | $D_{10}$ to $D_{15}$ | $D_{20}$ to $D_{25}$ |

(2) $R, / L=L$ (left shift)

| Output | $S_{1}$ | $S_{2}$ | $S_{3}$ | $\ldots$ | $S_{299}$ | $S_{300}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | $D_{00}$ to $D_{05}$ | $D_{10}$ to $D_{15}$ | $D_{20}$ to $D_{25}$ | $\ldots$ | $D_{10}$ to $D_{15}$ | $D_{20}$ to $D_{25}$ |

## 6. OPERATION OF OUTPUT BUFFER

The output buffer consists of an operational amplifier circuit that does not perform precharge operation.
Therefore, driver output current IVoH $1 / 2$ is the charging current to the LCD, and IvoL $1 / 2$ is the discharging current.

Figure 6-1. LCD Panel Driving Waveform


## 7. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ( $\mathrm{Vss}_{1}=\mathrm{Vss}_{2}=0 \mathrm{~V}$ )

| Parameter | Symbol | Ratings | Unit |
| :---: | :---: | :---: | :---: |
| Logic power supply | VDD1 | -0.3 to +4.5 | V |
| Driver power supply | VDD2 | -0.3 to +6.0 | V |
| Input voltage | V | -0.3 to V ${ }_{\text {DD } 1,2+0.3}$ | V |
| Output voltage | Vo | -0.3 to V ${ }_{\text {DD } 1,2+0.3}$ | V |
| Operating ambient temperature | $\mathrm{T}_{\text {A }}$ | -10 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

Recommended Operating Range ( $\mathrm{T}_{\mathrm{A}}=-10$ to $+75^{\circ} \mathrm{C}, \mathrm{Vss} 1=\mathrm{Vss2}=0 \mathrm{~V}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic supply voltage | VDD1 |  | 3.0 | 3.3 | 3.6 | V |
| Driver supply voltage | VDD2 | $V_{\text {sel }}=\mathrm{H}$ | 3.0 | 3.3 | 3.6 | V |
|  |  | $\mathrm{V}_{\text {sel }}=\mathrm{L}$ | 4.5 | 5.0 | 5.5 | V |
| High-level input voltage | VIH | R,/L, CLK, STB, Osel, Vsel, STHR(STHL), <br> $\mathrm{D}_{00}-\mathrm{D}_{05}, \mathrm{D}_{10}-\mathrm{D}_{15}, \mathrm{D}_{20}-\mathrm{D}_{25}$ | $0.7 \mathrm{VDD1}$ |  | VDD1 | V |
| Low-level input voltage | VIL |  | 0 |  | 0.3VDD1 | V |
| $\gamma$-corrected supply voltage | $\mathrm{V}_{0}-\mathrm{V}_{10}$ |  | Vss2+0.1 |  | VDD2-0.1 | V |
| Maximum clock frequency | fmax. |  | 55 |  |  | MHz |

Electrical Characteristics $\left(\mathrm{T}_{\mathrm{A}}=-10\right.$ to $+75^{\circ} \mathrm{C}, \mathrm{VDD} 1=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{VDD} 2=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ or $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss} 1}=\mathrm{V}_{\mathrm{ss} 2}=0 \mathrm{~V}$ )

| Parameter | Symbol | Condition |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current | IIL | $\begin{aligned} & D_{00-} D_{05}, D_{10-} D_{15}, D_{20-} D_{25} \\ & \text { R,/L, STB } \end{aligned}$ |  |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Pull-up resistor | Rpu | $\mathrm{V}_{\text {dD1 }}=3.3 \mathrm{~V}$, $\mathrm{O}_{\text {sel }}$, $\mathrm{V}_{\text {sel }}$ |  | 40 | 100 | 250 | k $\Omega$ |
| High-level output voltage | Voh | STHR(STHL), $\mathrm{lo}=-1.0 \mathrm{~mA}$ |  | VDD1-0.5 |  |  | V |
| Low-level output voltage | Vol | STHR(STHL), $\mathrm{lo}=+1.0 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| Static current consumption of $\gamma$-corrected supply current $(\mathrm{V}$ DD2 $=3.3 \mathrm{~V}$ or 5.0 V$)$ | Ivn1 | $\begin{aligned} & V_{D D 1}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{n}}-\mathrm{V}_{\mathrm{n}+1}=0.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{0}-\mathrm{V}_{1}$ | 105 | 210 | 420 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}-\mathrm{V}_{2}$ | 56 | 113 | 226 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{2}-\mathrm{V}_{3}$ | 41 | 82 | 164 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{3}-\mathrm{V}_{4}$ | 70 | 140 | 280 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{4}-\mathrm{V}_{5}$ | 117 | 234 | 468 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{5}-\mathrm{V}_{6}$ | 124 | 248 | 496 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{6}-\mathrm{V}_{7}$ | 156 | 313 | 626 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{7}-\mathrm{V}_{8}$ | 124 | 248 | 496 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{8}-\mathrm{V}_{9}$ | 74 | 149 | 298 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{9}-\mathrm{V}_{10}$ | 99 | 198 | 396 | $\mu \mathrm{A}$ |
| Driver output current$(\mathrm{V} D \mathrm{D} 2=3.3 \mathrm{~V})$ | Ivor1 | $\begin{aligned} & V_{\text {out }}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{x}}=3.2 \mathrm{~V}^{\text {Note } 1 ~} \\ & \mathrm{~V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | -0.16 | -0.08 | mA |
|  | IvoL1 | $\begin{aligned} & V_{\text {out }}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{x}}=0.1 \mathrm{~V}^{\text {Note } 1} \\ & \mathrm{~V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 0.07 | 0.14 |  | mA |
| Driver output current$(\mathrm{V} D \mathrm{DD} 2=5.0 \mathrm{~V})$ | Ivor2 | $\begin{aligned} & \text { Vout=4.4 V, } V_{x}=4.9 \mathrm{~V}^{\text {Note } 1} \\ & V_{\text {DD } 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V} \end{aligned}$ |  |  | -0.24 | -0.12 | mA |
|  | IVol2 | $V_{\text {OUT }}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{x}}=0.1 \mathrm{~V}^{\text {Note1 }}$$V_{\text {DD1 }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {DD2 }}=5.0 \mathrm{~V}$ |  | 0.10 | 0.20 |  | mA |
| Output voltage deviation | $\Delta \mathrm{V}$ 。 | $\begin{aligned} & \text { VDD1 }=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD} 2}=3.3 \mathrm{~V} \text { or } 5.0 \mathrm{~V}, \\ & \text { Vout }=0.5 \mathrm{~V}, 1.5 \mathrm{~V}, 2.5 \mathrm{~V}^{\text {Note } 1} \end{aligned}$ |  |  | $\pm 10$ | $\pm 20$ | mV |
| Output voltage deviation | $\Delta \mathrm{V}_{\text {P-P }}$ | Input data |  |  | $\pm 5$ |  | mV |
| Output voltage range | Vo | Input data : 00 H to 3FH |  | V ss2 +0.1 |  | VDD2 - 0.1 | V |
| Dynamic logic current consumption | IdD1 | No load ${ }^{\text {Note2 }}$ |  |  | 0.5 | 2.5 | mA |
| Dynamic driver current consumption | IdD21 | No load, V ${ }_{\text {dD2 }}=3.3 \mathrm{~V}^{\text {Note2 }}$ |  |  | 3.0 | 10 | mA |
|  | IdD22 | No load, V ${ }_{\text {dD2 }}=5.0 \mathrm{~V}^{\text {Note2 }}$ |  |  | 3.0 | 10 | mA |

Notes 1. Vx is output voltage of analog output pins $\mathrm{S}_{1}$ to $\mathrm{S}_{309}$.
Vout is the voltage applied to analog output pins $\mathrm{S}_{1}$ to $\mathrm{S}_{309}$.
2. The STB cycle is specified at $31 \mu \mathrm{~s}$ and fcLk $=16 \mathrm{MHz}$.

Switching Characteristics $\left(T_{A}=-10\right.$ to $+75^{\circ} \mathrm{C}, \mathrm{VDD1}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{VDD2}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ or $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss} 1}=\mathrm{V}_{\mathrm{ss} 2}=0 \mathrm{~V}$ )

| Parameter | Symbol | Condition |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start pulse delay time | tpLH1 | $C \mathrm{~L}=15 \mathrm{pF}$ |  |  | 7 | 12 | ns |
|  | tPHL1 |  |  |  | 7 | 12 | ns |
| Driver output delay time | tPLH21 | $\begin{aligned} & \mathrm{V} \mathrm{DD} 2=3.3 \mathrm{~V} \\ & 2 \mathrm{k} \Omega+75 \mathrm{pF} \times 2 \end{aligned}$ | $\begin{aligned} & \text { Vo:0.1 V } \\ & \rightarrow 3.2 \mathrm{~V} \end{aligned}$ |  | 2.6 |  | $\mu \mathrm{s}$ |
|  | tPLH31 |  |  |  | 3.0 | 10 | $\mu \mathrm{s}$ |
|  | tPHL21 |  | $\begin{aligned} & \text { Vo:3.2 V } \\ & \rightarrow 0.1 \mathrm{~V} \end{aligned}$ |  | 2.4 |  | $\mu \mathrm{s}$ |
|  | tPHL31 |  |  |  | 3.2 | 10 | $\mu \mathrm{s}$ |
| Driver output delay time | tPLH22 | $\begin{aligned} & \mathrm{VDD} 2=5.0 \mathrm{~V} \\ & 2 \mathrm{k} \Omega+75 \mathrm{pF} \times 2 \end{aligned}$ | $\begin{aligned} & \text { Vo:0.1 V } \\ & \rightarrow 4.9 \mathrm{~V} \end{aligned}$ |  | 2.2 |  | $\mu \mathrm{s}$ |
|  | tpLH32 |  |  |  | 2.9 | 10 | $\mu \mathrm{s}$ |
|  | tPHL22 |  | $\begin{aligned} & \text { Vo:4.9 V } \\ & \rightarrow 0.1 \mathrm{~V} \end{aligned}$ |  | 2.6 |  | $\mu \mathrm{s}$ |
|  | tPHL32 |  |  |  | 3.6 | 10 | $\mu \mathrm{s}$ |
| Input capacitance | $\mathrm{Cl}_{11}$ | STHR(STHL), $\mathrm{TA}_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  | 10 | 20 | pF |
|  | $\mathrm{Cl}_{12}$ | $\mathrm{V}_{0}-\mathrm{V}_{10}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 60 | 100 | pF |
|  | $\mathrm{Cl}_{13}$ | STHR(STHL), other than $\mathrm{V}_{0}-\mathrm{V}_{10}$,$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | 15 | pF |

Timing Requirements ( $\mathrm{T}_{\mathrm{A}}=-10$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{Vss} 1=0 \mathrm{~V}, \mathrm{tr}^{2}=\mathrm{t}_{\mathrm{t}}=3.0 \mathrm{~ns}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock pulse width | PWCLK |  | 18 |  |  | ns |
| Clock pulse high period | PWCLK (H) |  | 4 |  |  | ns |
| Clock pulse low period | PWCLK (L) |  | 4 |  |  | ns |
| Data setup time | tsetup1 |  | 4 |  |  | ns |
| Data hold time | thold 1 |  | 0 |  |  | ns |
| Start pulse setup time | tsetupa |  | 4 |  |  | ns |
| Start pulse hold time | thold 2 |  | 0 |  |  | ns |
| INV setup time | tsetup 4 |  | 4 |  |  | ns |
| INV hold time | thold 4 |  | 0 |  |  | ns |
| Start pulse low period | tsPL |  | 2 |  |  | CLK |
| Start pulse rise time | tsPR1 | Osel= $=$ H | 100 |  |  | CLK |
|  | tsPR2 | Osel $=\mathrm{L}$ | 103 |  |  | CLK |
| Final data timing | tsetup3 |  | 1 |  |  | CLK |
| CLK-STB time | tinv |  | 1 |  |  | CLK |
| STB-CLK time | tLDT |  |  |  | 1 | CLK |
| Time between STB and start pulse | tclk-stb | CLK $\uparrow \rightarrow$ STB $\uparrow$ | 7 |  |  | ns |
| STB-POL time | tstb-cLK | STB $\uparrow \rightarrow$ CLK $\uparrow$ | 7 |  |  | ns |

$\stackrel{\rightharpoonup}{N}$


## 9. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the $\mu$ PD16640C.
For more details, refer to the Semiconductor Device Mounting Technology Manual(C10535E).
Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.
$\mu$ PD16640CN-xxx : TCP(TAB Package)

| Mounting Condition | Mounting Method | Condition |
| :--- | :--- | :--- |
| Thermocompression | Soldering | Heating tool 300 to $350{ }^{\circ} \mathrm{C}$, heating for 2 to 3 sec ; pressure 100 g (per <br> solder) |
|  | ACF | Temporary bonding 70 to $100{ }^{\circ} \mathrm{C} ;$ pressure 3 to $8 \mathrm{~kg} / \mathrm{cm}^{2} ;$ time 3 to 5 <br> (Adhesive Conductive <br> sec. Real bonding 165 to $180^{\circ} \mathrm{C}$ pressure 25 to $45 \mathrm{~kg} / \mathrm{cm}^{2}$ time 30 to <br> 40secs(When using the anisotropy conductive film SUMIZAC1003 of <br> Sumitomo Bakelite,Ltd). |

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.
[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.
(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

