



# **W83793G**

## **Winbond H/W Monitor**

**DATE: DECEMBER 11, 2006**

**REVISION: 1.0**

## W83793G DATA SHEET REVISION HISTORY

	PAGES	DATES	VERSION	WEB VERSION	MAIN CONTENTS
1	n.a.		0.1	n.a.	Preliminary
2	n.a.	06/06/05	0.2	n.a.	Modify pin type for VID pins. Sec4.1 and 5.2
3	n.a.	08/01/05	0.3		Add Vtt and PECL pin.
4	n.a.		0.32	n.a.	1. Modify chap4(block diagram) and chap5(pin configuration)
5	n.a.	01/20/06	0.33	n.a.	Modify Register for B version.
6	n.a.	01/06/06	0.34	n.a.	1. Modify the formula to calculate the RPM 2. Add information of "The Top Marking" 3. Change the part name to W83793G
7	Page 9, 13, 14	02/27/06	0.35	n.a.	Add FANIN9~FANIN12 function description
8		12/1/06	1.0		1. Modify 8.8.2.3 register description. 2. Update 8.9.2.1 Voltage reading formula 3. Remove AMD SI description 4. Update 8.3.2.2 Index 0Ch I2CADDR75B registers 5. Update AC Characteristic on Chap 9.3



## **Table of Contents-**

1.	GENERAL DESCRIPTION .....	1
2.	FEATURES .....	2
2.1	Monitoring Items .....	2
2.2	Address Resolution Protocol and Alert Standard Format .....	2
2.3	Actions Enabling .....	3
2.4	General .....	3
2.5	Package .....	3
3.	KEY SPECIFICATIONS .....	3
4.	BLOCK DIAGRAM .....	4
5.	PIN CONFIGURATION .....	5
6.	PIN DESCRIPTION .....	6
6.1	Pin Type Description .....	6
6.2	Pin Description List .....	6
7.	FUNCTIONAL DESCRIPTION .....	11
8.	CONFIGURATION REGISTERS .....	12
8.1	ID, Bank Select Registers .....	12
8.1.1	ID, Bank Select Registers Map .....	12
8.1.2	ID, Bank Select Register Details .....	12
8.2	Watch Dog Timer Registers .....	14
8.2.1	Watch Dog Timer Registers Map .....	14
8.2.2	Watch Dog Timer Register Details .....	15
8.3	Configuration and Address Select Registers .....	17
8.3.1	Register Maps .....	17
8.3.2	Register Details .....	17
8.4	VID Control/Status Registers .....	20
8.4.1	VID Control/Status Registers Map .....	20
8.4.2	VID Register Details .....	21
8.5	INT/SMI# Control/Status Registers .....	26
8.5.1	INT/SMI Control/Status Register Map .....	27
8.5.2	INT/SMI Control/Status Register Details .....	27
8.6	OVT/BEEP Control Register .....	33
8.6.1	OVT/BEEP Control Registers Map .....	33
8.6.2	OVT/BEEP Control Registers Details .....	33
8.7	Multi-Function Pin Control Register .....	36
8.7.1	Multi-Function Pin Control Register Map .....	36
8.7.2	Multi-Function Pin Control Register Details .....	37



---

8.8	Temperature Sensors Control Register.....	40
8.8.1	Temperature Sensors Control Register Map .....	40
8.8.2	Temperature Sensors Control Register Details .....	40
8.9	Voltage Channel Registers.....	44
8.9.1	Voltage Channel Registers Map .....	44
8.9.2	Voltage Channel Register Details .....	45
8.10	Temperature Channel Registers .....	48
8.10.1	Temperature Channel Register Map.....	48
8.10.2	Temperature Channel Register Details.....	49
8.11	Fan Control Registers.....	51
8.11.1	Fan Register Map .....	51
8.11.2	Fan Register Details .....	56
8.12	PECI Control Registers.....	81
8.12.1	PECI Register Map .....	82
8.12.2	PECI Register Details .....	83
8.13	ASF Control Registers.....	89
8.13.1	ASF Register Map .....	89
8.13.2	ASF Register Details .....	95
9.	ELECTRICAL CHARACTERISTICS.....	112
9.1	Absolute Maximum Ratings .....	112
9.2	DC Characteristics.....	112
9.3	AC Characteristics .....	114
9.3.1	Access Interface .....	114
9.3.2	Dynamic Vcore Limit Setting.....	115
9.3.3	Power On Reset .....	116
10.	ORDER INFORMATION.....	116
11.	APPENDIX .....	117
11.1	Register Summary .....	117
12.	THE TOP MARKING .....	125
13.	PACKAGE DRAWING AND DIMENSIONS.....	126



## 1. GENERAL DESCRIPTION

W83793G is an evolving version of the W83792D. Besides the conventional functions of W83792D, W83793G uniquely provides several innovative features such as ASF 2.0 specification compliant, SMBus 2.0 ARP command compatible, 8 sets of Smart fan™. Conventionally, W83793G can be used to monitor several critical hardware parameters of the system, including power supply voltages, fan speeds, and temperatures, which are very important for a high-end computer system, such as server, workstation...etc, working very stably and efficiently.

A 10-bit analog-to-digital converter (ADC) is built inside W83793G. W83793G can simultaneously monitor 11 analog voltage inputs (including power VDD/5VSB/VBAT monitoring), 12 fan tachometer inputs, 6 remote temperatures, 4 of which support current mode (dual current source) temperature measurement method, and Watch Dog Timer function. The sense of remote temperature can be performed by thermistors, or directly from Intel® / AMD™ CPU with thermal diode output. W83793G provides 8 PWM (pulse width modulation) / DC fan output modes for smart fan control - “Thermal Cruise™” mode and “Smart Fan™ II” mode. Under “Thermal Cruise™” mode, temperatures of CPU and the system can be maintained within specific programmable ranges under the hardware control. As Smart Fan™ II, which provides 8 sets of temperatures point each could control fan's duty cycle, depends on this construction, fan could be operated at the lowest possible speed so that the acoustic noise could be avoided. As for warning mechanism, W83793G provides SMI#, OVT#, IRQ, BEEP signals for system protection events. W83793G also has 2 specific pins to provide selectable address setting for application of multiple devices (up to 4 devices) wired through I<sup>2</sup>C interface.

W83793G can uniquely serve as an ASF sensor to respond to ASF master's request for the implementation of network management in OS-absent status. Through W83793G's compliance with ASF2.0 sensor specification, network server is able to monitor the environmental status of each client in OS-absent state by PET (Platform Event Trap) frame values returned from W83793G, such as temperatures, voltages, fan speed and case open. Moreover, W83793G supports SMBus 2.0 ARP command to solve the problem of address conflicts by dynamically assigning a new unique address for W83793G ASF Function after W83793G's UDID is sent.

Through the application software or BIOS, the users can read all the monitored parameters of the system from time to time. A pop-up warning can also be activated when the monitored item is out of the proper/preset range. The application software could be Winbond's Hardware Doctor™ or other management application software. Besides, the users can set up the upper and lower limits (alarm thresholds) of these monitored parameters and activate corresponding maskable interrupts.



## 2. FEATURES

### 2.1 Monitoring Items

#### VOLTAGE

- Monitoring 11 voltages (3 power pins – VSB, VCC, VBAT, 8 external pins – Vcore x 4, +3V, +12V, Others x 2).

#### TEMPERATURE

- 4 thermal diode (D+, D-) inputs, supporting current mode (dual current source) temperature measurement method
- 2 thermistor inputs
- Support Intel® PECL

#### FAN

- 8 DC/PWM Fan outputs for fan speed control
- 8 Fan speed inputs for monitoring (up to 12 by register setups)
- Smart Fan™ -- control the most fitting speed automatically by temperature.

#### CASEOPEN

- Case open detection input.

### 2.2 Address Resolution Protocol and Alert Standard Format

- Support System Management Bus (SMBus) version 2.0 specification
- Comply with hardware sensor slave ARP (Address Resolution Protocol)
- Response ASF 2.0 command --- Get Event Data, Get Event Status, Device Type Poll
- Comply with ASF 2.0 sensors (Monitoring fan speed, voltage, temperature, thermal trip and case open event/status)
- Support Remote Control subset: Remote Power-on/ Power-off/ Reset.



## 2.3 Actions Enabling

- Issue SMI#, OVT# signals to activate system protection
- Issue BEEP signal to activate system speaker or buzzer

## 2.4 General

- I<sup>2</sup>C serial bus interface
- Watch Dog Timer function with pin: WDTRST#, SYSRST\_IN.
- 2 pins (A0, A1) to provide selectable address settings for application of multiple devices (up to 4 devices) wired together through I<sup>2</sup>C interface
- 5V operation


## 2.5 Package

- 56 Pin SSOP 300mil.

## 3. KEY SPECIFICATIONS

Voltage monitoring accuracy	±1%
● Temperature Sensor Accuracy	
Remote Diode Sensor Accuracy	± 1°C
Resolution	0.5 °C
Supply Voltage (Pin 7, 5VSB)	5±0.25V
● Operating Supply Current	25 mA typ.
Current without 48MHz input at Pin 1	8 mA typ.
● ADC Resolution	10 Bits

## 4. BLOCK DIAGRAM





## 5. PIN CONFIGURATION

W83793G (56 SSOP)

CLK	1	56 VIDB7/FANCTL8
OVT#/BEEP	2	55 VIDB6/FANIN8
IRQ/SMI#	3	54 VIDB5/FANCTL7
SCL	4	53 VIDB4/FANIN7
SDA	5	52 VIDB3/FANCTL6
PWRBTN#	6	51 VIDB2/FANIN6
5VSB	7	50 VIDB1/FANCTL5
CASEOPEN#	8	49 VIDB0/FANCTL4
VBAT	9	48 FANIN5
VIDA4/FANIN8	10	47 FANIN4
VIDA5/FANCTL8	11	46 FANCTL3/VIDBSEL
VIDA6	12	45 FANIN3
VIDA7	13	44 FANCTL2/ADDR1
WDTRST#	14	43 FANIN2
SYSRSTIN#	15	42 FANCTL1/ADDR0
GND	16	41 FANIN1
PECI	17	40 VIDA3/FANIN12
VTT	18	39 VIDA2/FANIN11
VSEN1	19	38 VIDA1/FANIN10
VSEN2	20	37 VIDA0/FANIN9
VSEN3	21	36 4_D-
VSEN4	22	35 4_D+
VCOREA	23	34 3_D-
VCOREB	24	33 3_D+
5VDD	25	32 2_D-
VREF	26	31 2_D+
THR1	27	30 1_D-
THR2	28	29 1_D+



## 6. PIN DESCRIPTION

### 6.1 Pin Type Description

SYMBOL	DESCRIPTION
t	TTL level
v1	Vil/Vih=0.4/0.6 level
v2	Vil/Vih=0.8/1.4 level
v3	Vtt level
s	Schmitt trigger
12	12mA sink/source capability
OUT	Output pin
OD	Open-drain output pin
AOUT	Output pin (Analog)
IN	Input pin (digital)
AIN	Input pin(Analog)

### 6.2 Pin Description List

PIN NAME	PIN NO.	POWER PLANE	TYPE	DESCRIPTION
CLK	1	5VSB	IN <sub>ts</sub>	48MHz System clock while VCC5V powered up. PECL and FAN will use this clock to drive logics.
OVT#	2	5VSB	OD <sub>12</sub>	Over temperature alert. Low active.
BEEP				BEEP output when abnormal event occurs. When this is no abnormal events, this pin asserts low.
IRQ	3	5VSB	OUT <sub>12</sub>	Interrupt request output when abnormal events occur.
SMI#			OD <sub>12</sub>	System Management Interrupt (open drain).
SCL	4	5VSB	IN <sub>ts</sub>	Serial Bus Clock.
SDA	5	5VSB	IN/OD <sub>12ts</sub>	Serial Bus bi-directional data.
PWRBTN#	6	5VSB	OD <sub>12</sub>	Power Button output for enable/disable power supply. This pin is related to ASF commands.
5VSB	7	-	POWER	This pin is power for W83793G. Bypass with the parallel combination of 10μF (electrolytic or tantalum) and 0.1μF (ceramic) bypass capacitors.
CASEOPEN#	8	VBAT	IN <sub>ts</sub>	CASE OPEN detection. An active low input from an external device when case is Intruded. This signal will be latched even the case is closed.



Pin Description List, continued.

PIN NAME	PIN NO.	POWER PLANE	TYPE	DESCRIPTION
VBAT	9		POWER	VBAT supplies power for CASEOPEN. Besides, it is also a voltage monitor channel.
VIDA4	10	5VSB	IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 4 from CPU A. (Default)
FANIN8			IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input
VIDA5	11	5VSB	IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 5 from CPU A. (Default)
FANCTL8			OUT / OD <sub>12a</sub>	FAN control output. The 8 <sup>th</sup> fan control signal can be programmed to output through pin 56 or this pin. When this pin is programmed to be fan control signal, it only supports PWM mode.
FANIN12			IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input
VIDA6	12	5VSB	IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 6 from CPU A.
VIDA7	13	5VSB	IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 7 from CPU A. (Default)
WDTRST#	14	5VSB	OD <sub>12</sub>	Low active system reset. If triggered, this pin will send out 100ms low pulse for system reset.
SYSRSTIN#	15	5VSB	IN <sub>ts</sub>	System reset input, used to control WDT.
GND	16		POWER	System Ground.
PECI	17	5VDD	IN/O <sub>V3</sub>	Intel® CPU PECl interface
VTT	18		POWER	Intel® CPU Vtt power
VSEN1	19		AIN	Voltage sensor input. Detect range is 0~4.096V
VSEN2	20		AIN	Voltage sensor input. Detect range is 0~4.096V
+12VSEN	21	-	AIN	+12V voltage input for monitoring. This +12V input voltage needs external resistors to scale it down. The detect range is 0~2.048V.
+3VSEN	22		AIN	+3V voltage input for monitoring. The detect range is 0~4.096V.



Pin Description List, continued.

PIN NAME	PIN NO.	POWER PLANE	TYPE	DESCRIPTION
VCOREA	23		AIN	CPU A core voltage input. Detect range is 0~2.048V
VCOREB	24		AIN	CPU B Core Voltage Input. Detect range is 0~2.048V.
5VDD	25	-	POWER	+5V VDD power. Bypass with the parallel combination of 10µF (electrolytic or tantalum) and 0.1µF (ceramic) bypass capacitors.
VREF	26		AOUT	Reference voltage output.
THR1	27		AIN	Thermistor 1 terminal input.
THR2	28		AIN	Thermistor 2 terminal input.
1_D+	29		AIN	Thermal diode 1 D+ .
1_D-	30		AIN	Thermal diode 1 D- .
2_D+	31		AIN	Thermal diode 2 D+ .
2_D-	32		AIN	Thermal diode 2 D- .
3_D+	33		AIN	Thermal diode 3 D+ .
3_D-	34		AIN	Thermal diode 3 D- .
4_D+	35		AIN	Thermal diode 4 D+ .
4_D-	36		AIN	Thermal diode 4 D- .
VIDA0	37	5VSB	IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 0 from CPU A. (Default)
FANIN9			IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input
VIDA1	38	5VSB	IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 1 from CPU A. (Default)
FANIN10			IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input



Pin Description List, continued.

PIN NAME	PIN NO.	POWER PLANE	TYPE	DESCRIPTION
VIDA2	39	5VSB	IN <sub>v1s</sub>	Voltage Supply readouts bit 2 from CPU A. (Default)
FANIN11			IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input
VIDA3	40	5VSB	IN <sub>v1s</sub>	Voltage Supply readouts bit 3 from CPU A. (Default)
FANIN12			IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input
FANIN1	41	5VSB	IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input
FANCTL1	42	5VSB	OUT / OD <sub>12</sub> / AOUT	Fan speed control PWM/DC output. When the power of 5VDD is 0V, this pin will drive logic 0. The power of this pin is supplied by VSB 5V. As DC output, 64 steps output voltage scaled to 0~5VSB.
ADDR0			IN <sub>ts</sub>	I <sup>2</sup> C device address bit 0 trapping during 5VSB power on.
FANIN2	43	5VSB	IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input
FANCTL2	44	5VSB	OUT / OD <sub>12</sub> / AOUT	Fan speed control PWM/DC output. When the power of 5VDD is 0V, this pin will drive logic 0. The power of this pin is supplied by VSB 5V. As DC output, 64 steps output voltage scaled to 0~5VSB.
ADDR1			IN <sub>ts</sub>	I <sup>2</sup> C device address bit 1 trapping during 5VSB power on.
FANIN3	45	5VSB	IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input
FANCTL3	46	5VSB	OUT / OD <sub>12</sub> / AOUT	Fan speed control PWM/DC output. When the power of 5VDD is 0V, this pin will drive logic 0. The power of this pin is supplied by VSB 5V. As DC output, 64 steps output voltage scaled to 0~5VSB.
VIDBSEL			IN <sub>ts</sub>	The pin straps Fan mode and VID mode during 5VSB power on. When the strap to high, it will select VID mode. When strapped to low, it will select Fan mode for pin49~56.



Pin Description List, continued.

PIN NAME	PIN NO.	POWER PLANE	TYPE	DESCRIPTION
FANIN4	47	5VSB	IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input
FANIN5	48	5VSB	IN <sub>ts</sub>	0V to +5V amplitude fan tachometer input
FANCTL4	49	5VSB	OUT / OD <sub>12</sub> / AOUT	Fan speed control PWM/DC output. When the power of 5VDD is 0V, this pin will drive logic 0. The power of this pin is supplied by VSB 5V. As DC output, 64 steps output voltage scaled to 0~5VSB.
			IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 0 from CPU B.
FANCTL5	50	5VSB	OUT / OD <sub>12</sub> / AOUT	Fan speed control PWM/DC output. When the power of 5VDD is 0V, this pin will drive logic 0. The power of this pin is supplied by VSB 5V. As DC output, 64 steps output voltage scaled to 0~5VSB.
			IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 1 from CPU B.
FANIN9			INTs	0V to +5V amplitude fan tachometer input
FANIN6	51	5VSB	INTs	0V to +5V amplitude fan tachometer input
VIDB2			IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 2 from CPU B.
FANCTL6	52	5VSB	OUT / OD <sub>12</sub> / AOUT	Fan speed control PWM/DC output. When the power of 5VDD is 0V, this pin will drive logic 0. The power of this pin is supplied by VSB 5V. As DC output, 64 steps output voltage scaled to 0~5VSB.
			INTs	0V to +5V amplitude fan tachometer input
VIDB3			IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 3 from CPU B.
FANIN7	53	5VSB	INTs	0V to +5V amplitude fan tachometer input
VIDB4			IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 4 from CPU B.



Pin Description List, continued.

PIN NAME	PIN NO.	POWER PLANE	TYPE	DESCRIPTION
FANCTL7	54	5VSB	OUT / OD <sub>12</sub> / AOUT	Fan speed control PWM/DC output. When the power of 5VDD is 0V, this pin will drive logic 0. The power of this pin is supplied by VSB 5V. As DC output, 64 steps output voltage scaled to 0~5VSB.
FANIN11			INTs	0V to +5V amplitude fan tachometer input
VIDB5			IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 5 from CPU B.
FANIN8	55	5VSB	INTs	0V to +5V amplitude fan tachometer input
VIDB6			IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 6 from CPU B.
FANCTL8	56	5VSB	OUT / OD <sub>12</sub> / AOUT	Fan speed control PWM/DC output. The 8 <sup>th</sup> fan control signal can be programmed to output through pin 11 or this pin. When the power of 5VDD is 0V, this pin will drive logic 0. The power of this pin is supplied by VSB 5V. As DC output, 64 steps output voltage scaled to 0~5VSB.
VIDB7			IN <sub>v1s</sub> or IN <sub>v2s</sub>	Voltage Supply readouts bit 7 from CPU B.

## 7. FUNCTIONAL DESCRIPTION

This section is blank now. Refer Chap 8 for function description.



## 8. CONFIGURATION REGISTERS

### 8.1 ID, Bank Select Registers

W83793G inside resides three banks of registers, customer must set bank correctly so that correct registers can be accessed. All the registers described here can be access in all banks.

#### 8.1.1 ID, Bank Select Registers Map

Address 00<sub>HEX</sub>, 0D<sub>HEX</sub>, 0E<sub>HEX</sub>, 0F<sub>HEX</sub> in all three register banks are reserved as ID, Bank Select registers.

MNEMONIC	REGISTER NAME	TYPE
BankSel.	<a href="#">Bank Select</a>	RW
VendorID.	<a href="#">Winbond Vendor ID</a>	RO
ChipID.	<a href="#">Winbond Chip ID</a>	RO
DeviceID.	<a href="#">Winbond Device Version ID</a>	RO

#### 8.1.2 ID, Bank Select Register Details

##### 8.1.2.1 Bank Select Register (Bank Select)

Three banks of registers are inside W83793G. The register bank could be selected by programming Bank Select register. All Address 00<sub>HEX</sub> in these there banks is defined as Bank Select register.

Location: Bank 0, 1, 2 Address 00<sub>HEX</sub>

Type: Read / Write

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set,

VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set,

SYSRSTIN\_N (Pin 15) Falling @ SYSRST\_MD (CR40.Bit5) set.

BANKSELECT

BIT	7	6	5	4	3	2	1	0
Name	HBACS	Reserve					BANK Select	
Reset	1	0 <sub>HEX</sub>					0 <sub>HEX</sub>	

BIT	DESCRIPTION
7	<b>HBACS</b> (High Byte Access) 0: Return the low byte while reading Winbond Vendor ID. 1: Return the high byte while reading Winbond Vendor ID.
6-3	Reserved.



Continued

BIT	DESCRIPTION
2-0	BANK Select. $000_{BIN}$ : Bank 0 is selected to access. $001_{BIN}$ : Bank 1 is selected to access. $010_{BIN}$ : Bank 2 is selected to access.

#### 8.1.2.2 Winbond Vendor ID Register (Vendor ID)

The Winbond Vendor ID contains two bytes data. By programming register **HBACS**, it can customer can select to access either high or low byte of Winbond Vendor ID.

Location: Bank 0, 1, 2 Address  $0D_{HEX}$

Type: Read Only

Reset: No Reset

VENDORID (WINBOND VENDOR ID)

BIT	7	6	5	4	3	2	1	0
Name	VendorID							
Fixed	$5C_{HEX}$ / $A3_{HEX}$							

BIT	DESCRIPTION
7-0	VendorID. Return $5C_{HEX}$ if <b>HBACS</b> = 1; return $A3_{HEX}$ if <b>HBACS</b> = 0.

#### 8.1.2.3 Winbond Chip ID Register (ChipID)

Location: Bank 0, 1, 2 Address  $0E_{HEX}$

Type: Read Only

Reset: No Reset

CHIPID (WINBOND CHIP ID)

BIT	7	6	5	4	3	2	1	0
Name	ChipID							
Reset	$7B_{HEX}$							

BIT	DESCRIPTION
7-0	ChipID. Chip ID of W83793G is $7B_{HEX}$



#### 8.1.2.4 Winbond Version ID Register (Device ID)

Location: Bank 0, 1, 2 Address 0F<sub>HEX</sub>

Type: Read Only

Reset: No Reset

**VERSION ID**

BIT	7	6	5	4	3	2	1	0
Name	DeviceID							
Fixed	11 <sub>HEX</sub> /12 <sub>HEX</sub>							

BIT	DESCRIPTION
7-0	Version ID. Device ID of W83793G B Version is 11 <sub>HEX</sub> , C Version is 12 <sub>HEX</sub>

## 8.2 Watch Dog Timer Registers

W83793G is built in with a Watch Dog Timer, which enable users to reset the system by Pin 14 while system becomes abnormal. Once Watch Dog is enabled, W83793G starts to count down, and host should set the timer for further count down or clear/disable the timer to prevent W83793G issue reset signal.

### 8.2.1 Watch Dog Timer Registers Map

Watch Dog Timer is consisted of four registers. WDTLock and ENABLE\_WDT are used to activate Soft-WDT and Hard-WDT, respectively. WDT\_STS and DownCounter can inform the host whether the system is time up or not.

MNEMONIC	REGISTER NAME	TYPE
WDTLock.	<a href="#">Lock Watch Dog</a>	WO
EnableWDT.	<a href="#">Watch Dog Enable</a>	RO
WDT_STS.	<a href="#">Watch Dog Status</a>	R/W
DownCounter.	<a href="#">Watch Dog Timer</a>	R/W

Two kinds of watchdog timer functions are supported by W83793G. One is so-called Soft Watch Dog Timer, and the other is Hard Watch Dog Timer.

Hard Watch Dog timer if enabled that will start a 4 minutes WDT after completion of system reset. (A Low to High transition on SYSRSTIN# pin). BIOS need to write a 00<sub>HEX</sub> into Watch Dog Timer Register (04<sub>HEX</sub>) to disable timer within 4 minutes, otherwise pin 14 WDTRST# will assert to reset system.

Soft Watch Dog Timer will start down counting whenever Timeout Time is set and Soft Watch Dog Timer is enabled. A WDTRST# will be issued while the timer timeouts.

Soft Watch Dog Timer will be disabled automatically after received a SYSRSTIN\_N low signal.

Bank0. CR40 [2]/[ENWDT](#) must set to 1 if there four Watch Dog Timer Registers want to be programming.



## 8.2.2 Watch Dog Timer Register Details

### 8.2.2.1 Lock Watch Dog Register (WDT Lock)

Writing this register enable the Soft Watch Dog Timer or Hard Watch Dog Timer. This register is written only and user can confirm the write success by reading ENABLE\_WDT.

Location: Bank 0 Address 01<sub>HEX</sub>

Type: Write Only

Reset: VSB5V (Pin 7) Rising,  
SYSRSTIN\_N (Pin 15) Falling in Soft WDT mode.

**WDTLOCK (WATCH DOG TIMER LOCK)**

BIT	7	6	5	4	3	2	1	0
Name	UNLOCK CODE							

BIT	DESCRIPTION
7-0	Unlock Code. Write 55 <sub>HEX</sub> , Enable Soft Watch Dog Timer. Write AA <sub>HEX</sub> , Disable Soft Watch Dog Timer. Write 33 <sub>HEX</sub> , Enable Hard Watch Dog Timer. Write CC <sub>HEX</sub> , Disable Hard Watch Dog Timer.

### 8.2.2.2 Watch Dog Enable Register (Enable WDT)

Location: Bank 0 Address 02<sub>HEX</sub>

Type: Read Only

Reset: VSB5V (Pin 7) Rising.

**ENABLE WDT (WATCH DOG TIMER ENABLE STATUS)**

BIT	7	6	5	4	3	2	1	0
Name	Reserve							HARD    SOFT
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-2	Reserved
1	HARD. 1: indicates the Hard Watch Dog is enabled. 0: Hard Watch Dog is disabled.
0	SOFT. 1: indicates the Soft Watch Dog is enabled. 0: Soft Watch Dog is disabled.

#### 8.2.2.3 Watch Dog Status Register

Location: Bank 0 Address 03<sub>HEX</sub>

Type: Read / Write

Reset: VSB5V (Pin 7) Rising.

**WDT\_STS (WATCH DOG STATUS)**

BIT	7	6	5	4	3	2	1	0
Name	Reserve	Reserve	Reserve	Reserve	WDT STAGE		HARD_TO	SOFT_TO
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-4	Reserved
3-2	WDT Stage. These 2 bits record last WDT stage for BIOS readout. The information is used to help BIOS to identify WDT timeout issue.
1	HARD_TO. 1: a hard timeout occurs. This bit will be cleared after reading.
0	SOFT_TO. 1: a soft timeout occurs. This bit will be cleared after reading.

#### 8.2.2.4 Watch Dog Timer Register (Down Counter)

Location: Bank 0 Address 04<sub>HEX</sub>

Type: Read / Write

Reset: VSB5V (Pin 7) Rising.



## DOWN COUNTER (WATCH DOG TIMER)

BIT	7	6	5	4	3	2	1	0
Name	Timeout Time							
Reset	00 <sub>HEX</sub>							

BIT	DESCRIPTION
7-0	<p>Timeout Time.</p> <p>To write 00<sub>HEX</sub> can disable timer while in Hard Watch Dog Timer mode.</p> <p>To set Timeout Time for SOFT Watch Dog Timer, unit is min.</p>

The Timeout Time is unit in minutes, and 0 represents the timer is timeout or cleared. 1 represents there still have 1 sec to 1 minute for this timer. In this fashion, 2 shows time to time up is 1 minute 1 sec to 2 minutes.

## 8.3 Configuration and Address Select Registers

### 8.3.1 Register Maps

#### 8.3.1.1 I<sup>2</sup>C Address Registers Map

MNEMONIC	REGISTER NAME	TYPE
I2CADDR	<a href="#">I<sup>2</sup>C Address</a>	R/W
TEMPD1/2ADDR	<a href="#">LM75 Temperature Sensor I<sup>2</sup>C Address</a>	R/W

There are four Addresses (58<sub>HEX</sub>, 5A<sub>HEX</sub>, 5C<sub>HEX</sub>, 5E<sub>HEX</sub>) can be assigned for W83793G I<sup>2</sup>C interface. And it also provides four I<sup>2</sup>C Addresses for each LM75-like Temperature Sensor (90<sub>HEX</sub>, 92<sub>HEX</sub>, 94<sub>HEX</sub>, 96<sub>HEX</sub> for TD1 and 98<sub>HEX</sub>, 9A<sub>HEX</sub>, 9C<sub>HEX</sub>, 9E<sub>HEX</sub> for TD2). These three addresses can be set by trapping pin 42 & 44 input value at 100ms after power ready.

The registers for Temperature sensor D1 & D2 can also be accessed by respective addresses that set as I<sup>2</sup>C address of W83793G. The LM75-like functions default are enabled and can be disabled by setting bit 3 and bit 7 of TEMPD1/2ADDR to 1.

#### 8.3.1.2 Configuration Register Maps

MNEMONIC	REGISTER NAME	TYPE
CONFIG	<a href="#">Configuration Register</a>	R/W

Configuration Register controls the system reset source, stop, power down and warning output mode.

### 8.3.2 Register Details

#### 8.3.2.1 I<sup>2</sup>C Address Register (I2CADDR)

Location: Bank 0 Address 0B<sub>HEX</sub>

Type: Read / Write

Reset: 100ms after VSB5V (Pin 7) Rising.

**I2CADDR**

BIT	7	6	5	4	3	2	1	0
Name	<b>SMBUSADDR</b>							

BIT	DESCRIPTION																						
7-0	SMBUSADDR. The value of <b>SMBUSADDR</b> is trapping pin voltage on PADDR0 (pin42) and PADDR1 (pin44) at 100ms after VSB power ready. <table border="1"> <thead> <tr> <th>ADDR1</th> <th>ADDR0</th> <th>I<sup>2</sup>C Address</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>58<sub>HEX</sub></td> </tr> <tr> <td>0</td> <td>1</td> <td>5A<sub>HEX</sub></td> </tr> <tr> <td>1</td> <td>0</td> <td>5C<sub>HEX</sub></td> </tr> <tr> <td>1</td> <td>1</td> <td>5E<sub>HEX</sub></td> </tr> </tbody> </table>								ADDR1	ADDR0	I <sup>2</sup> C Address	0	0	58 <sub>HEX</sub>	0	1	5A <sub>HEX</sub>	1	0	5C <sub>HEX</sub>	1	1	5E <sub>HEX</sub>
ADDR1	ADDR0	I <sup>2</sup> C Address																					
0	0	58 <sub>HEX</sub>																					
0	1	5A <sub>HEX</sub>																					
1	0	5C <sub>HEX</sub>																					
1	1	5E <sub>HEX</sub>																					

**8.3.2.2 LM75-like Temperature Sensor I<sup>2</sup>C Address Register**Location: Bank 0 Address 0C<sub>HEX</sub>

Type: Read / Write

Reset: 100ms after VSB5V (Pin 7) Rising.

**TEMPD1/2ADDR**

BIT	7	6	5	4	3	2	1	0
Name	DIS_TD2	<b>I2CADDR75B</b>				DIS_TD1	<b>I2CADDR75A</b>	
Reset	0	Trapped Value				0	Trapped Value	

BIT	DESCRIPTION																											
7	DIS_TD2. If set to 1, it cannot access registers for temperature sensor 2 by temperature sensor 2 I <sup>2</sup> C address.																											
6-4	I2CADDR75B. The value of I2CADDR75B is trapping PADDR0 (pin42) and PADDR1 (pin44) at 100ms after VSB power good issue. <table border="1"> <thead> <tr> <th>ADDR1</th> <th>ADDR0</th> <th>I2CADDR75B</th> <th>Temperature sensor 2 I<sup>2</sup>C Address</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>100</td> <td>98<sub>HEX</sub></td> </tr> <tr> <td>0</td> <td>1</td> <td>101</td> <td>9A<sub>HEX</sub></td> </tr> <tr> <td>1</td> <td>0</td> <td>110</td> <td>9C<sub>HEX</sub></td> </tr> <tr> <td>1</td> <td>1</td> <td>111</td> <td>9E<sub>HEX</sub></td> </tr> </tbody> </table>								ADDR1	ADDR0	I2CADDR75B	Temperature sensor 2 I <sup>2</sup> C Address	0	0	100	98 <sub>HEX</sub>	0	1	101	9A <sub>HEX</sub>	1	0	110	9C <sub>HEX</sub>	1	1	111	9E <sub>HEX</sub>
ADDR1	ADDR0	I2CADDR75B	Temperature sensor 2 I <sup>2</sup> C Address																									
0	0	100	98 <sub>HEX</sub>																									
0	1	101	9A <sub>HEX</sub>																									
1	0	110	9C <sub>HEX</sub>																									
1	1	111	9E <sub>HEX</sub>																									
3	DIS_TD1. If set to 1, it cannot access registers for temperature sensor 1 by temperature sensor 1 I <sup>2</sup> C address.																											



Continued.

BIT	DESCRIPTION																							
2-0	I2CADDR75A. The value of I2CADDR75B is trapping PADDR0 (pin42) and PADDR1 (pin44) at 100ms after VSB power good issue. <table border="1" style="margin-left: 20px;"> <tr> <th>ADDR1</th> <th>ADDR0</th> <th>I2CADDR75A</th> <th>Temperature sensor 1 I2C Address</th> </tr> <tr> <td>0</td> <td>0</td> <td>000</td> <td>90<sub>HEX</sub></td> </tr> <tr> <td>0</td> <td>1</td> <td>001</td> <td>92<sub>HEX</sub></td> </tr> <tr> <td>1</td> <td>0</td> <td>010</td> <td>94<sub>HEX</sub></td> </tr> <tr> <td>1</td> <td>1</td> <td>011</td> <td>96<sub>HEX</sub></td> </tr> </table>				ADDR1	ADDR0	I2CADDR75A	Temperature sensor 1 I2C Address	0	0	000	90 <sub>HEX</sub>	0	1	001	92 <sub>HEX</sub>	1	0	010	94 <sub>HEX</sub>	1	1	011	96 <sub>HEX</sub>
ADDR1	ADDR0	I2CADDR75A	Temperature sensor 1 I2C Address																					
0	0	000	90 <sub>HEX</sub>																					
0	1	001	92 <sub>HEX</sub>																					
1	0	010	94 <sub>HEX</sub>																					
1	1	011	96 <sub>HEX</sub>																					

### 8.3.2.3 Configuration Register

Location: Bank 0 Address 40<sub>HEX</sub>

Type: Read / Write

Reset: bit 0~3 & 7:

VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set,

VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set,

SYSRSTIN\_N (Pin 15) Falling @ SYSRST\_MD (CR40.Bit5) set.

Bit 4 & 5:

VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set.

CONFIG

BIT	7	6	5	4	3	2	1	0
Name	INIT	Reserve	SYSRST_MD	RST_VDD_MD	EN_BAT_MNT	EN_WDT	INT_Clear	START
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	INIT. Set one restores power on default value to all registers except the Serial Bus Address register. This bit clears itself since the power on default is zero.
6	Reserved
5	SYSRST_MD. Write 1, whole chip will reset when SYSRSTIN# input. Write 0, no any operation when SYSRSTIN# input.
4	RST_VDD_MD. Write 1, whole chip will reset when 5VDD up. Write 0, no any operation when 5VDD up.



Continued

BIT	DESCRIPTION
3	EN_BAT_MNT. Write 1, enable battery voltage monitor. Write 0, disable battery voltage monitor. If enable this bit, the monitor value is valid after one monitor cycle.
2	EN_WDT. Set this bit to 1 will enable the Watch Dog Timer function. Watch dog timer function will reset system (pin 47) while it timeouts.
1	INT_Clear. A one disables the SMI# and IRQ# outputs without affecting the contents of Interrupt Status Registers. The device will stop monitoring at last channel. It will resume upon clearing of this bit.
0	START. 1 : enables startup of monitoring operations; 0 : puts the analog part in Power-down mode.

## 8.4 VID Control/Status Registers

W83793G provides dual Vcore monitoring channels. Vcore Channels are automatically monitored once 5VSB applied onto W83793G, but W83793G will issue alert information only when their corresponding high/low limit is being violated. ASF is also based on these limit register to judge the current channel status and report to host.

Two methods are used to assign the Vcore Limits. Assigning it manually; or assigning it automatically by VID inputs. The following registers set can let users choose their preferred method.

### 8.4.1 VID Control/Status Registers Map

MNEMONIC	REGISTER NAME	TYPE
VIDIN_A	<a href="#">VIDA Input Value</a>	RO
VIDIN_B	<a href="#">VIDB Input Value</a>	RO
VIDA_Latch	<a href="#">VIDA Latch Value</a>	RO
VIDB_Latch	<a href="#">VIDB Latch Value</a>	RO
VID_Control	<a href="#">VID Control</a>	R/W
VCORE_LIMHI	<a href="#">Vcore High Tolerance</a>	R/W
VCORE_LIMLO	<a href="#">Vcore Low Tolerance</a>	R/W

W83793G supplies two sets of VID input pin for VCOREA and VCOREB channels. If dynamic VID function is enabled, the high/low limit of VCOREA and VCOREB channel will auto-update while VID input value change.

Some VIDA and all VIDB input pins are multi function pin. It needs programming Bank0 CR58 Multi function Pin Control Registers adequately.



#### 8.4.2 VID Register Details

##### 8.4.2.1 VIDA Input Value Register (VIDIN\_A)

Location: Bank 0 Address 05<sub>HEX</sub>

Type: Read Only

**VIDIN\_A**

BIT	7	6	5	4	3	2	1	0
Name	VIDAIN7	VIDAIN6	VIDAIN5	VIDAIN4	VIDAIN3	VIDAIN2	VIDAIN1	VIDAIN0

BIT	DESCRIPTION
1	INT_Clear. A one disables the SMI# and IRQ# outputs without affecting the contents of Interrupt Status Registers. The device will stop monitoring at last channel. It will resume upon clearing of this bit.
7	VIDAIN7. Real time pin 13 input value. That is available for VRM11 only.
6	VIDAIN6. Real time pin 12 input value. That is available for VRM10 and VRM11 only.
5	VIDAIN5. Real time pin 11 input value. That is available for VRM10, VRM11 and AMD OpteronTM 6-bit VID only.
4	VIDAIN4. Real time pin 10 input value.
3	VIDAIN3. Real time pin 40 input value.
2	VIDAIN2. Real time pin 39 input value.
1	VIDAIN1. Real time pin 38 input value.
0	VIDAIN0. Real time pin 37 input value.



#### 8.4.2.2 VIDB Input Value Register (VIDIN\_B)

Location: Bank 0 Address 06<sub>HEX</sub>

Type: Read Only

VIDIN\_B

BIT	7	6	5	4	3	2	1	0
Name	VIDBIN7	VIDBIN6	VIDBIN5	VIDBIN4	VIDBIN3	VIDBIN2	VIDBIN1	VIDBIN0

BIT	DESCRIPTION
7	VIDBIN7. Real time pin 56 input value. That is available for VRM11 only.
6	VIDBIN6. Real time pin 55 input value. That is available for VRM10 and VRM11 only.
5	VIDBIN5. Real time pin 54 input value. That is available for VRM10, VRM11 and AMD Opteron™ 6-bit VID only.
4	VIDBIN4. Real time pin 53 input value.
3	VIDBIN3. Real time pin 52 input value.
2	VIDBIN2. Real time pin 51 input value.
1	VIDBIN1. Real time pin 50 input value.
0	VIDBIN0. Real time pin 49 input value.

#### 8.4.2.3 VIDA Latch Value Register (VIDA\_Latch)

Previous [VIDIN\\_A](#) and [VIDIN\\_B](#) allows user to readout the current value on VID pins, but VIDA\_Latch and VIDB\_Latch can let users to keep the VID value at any time by assigning the [Latch\\_VIDA/Latch\\_VIDB](#) bits to 1.

Location: Bank 0 Address 07<sub>HEX</sub>

Type: Read Only

VIDA\_LATCH

BIT	7	6	5	4	3	2	1	0
Name	VIDA7	VIDA6	VIDA5	VIDA4	VIDA3	VIDA2	VIDA1	VIDA0

BIT	DESCRIPTION
7	VIDA7. To read this bit will return VIDA7 register value if <a href="#">Latch_VIDA</a> is set to 1 else return the pin value of VIDAIN7.
6	VIDA6. To read this bit will return VIDA6 register value if <a href="#">Latch_VIDA</a> is set to 1 else return the pin value of VIDAIN6.
5	VIDA5. To read this bit will return VIDA5 register value if <a href="#">Latch_VIDA</a> is set to 1 else return the pin value of VIDAIN5.
4	VIDA4. To read this bit will return VIDA4 register value if <a href="#">Latch_VIDA</a> is set to 1 else return the pin value of VIDAIN4.
3	VIDA3. To read this bit will return VIDA3 register value if <a href="#">Latch_VIDA</a> is set to 1 else return the pin value of VIDAIN3.
2	VIDA2. To read this bit will return VIDA2 register value if <a href="#">Latch_VIDA</a> is set to 1 else return the pin value of VIDAIN2.
1	VIDA1. To read this bit will return VIDA1 register value if <a href="#">Latch_VIDA</a> is set to 1 else return the pin value of VIDAIN1.
0	VIDA0. To read this bit will return VIDA0 register value if <a href="#">Latch_VIDA</a> is set to 1 else return the pin value of VIDAIN0.

#### 8.4.2.4 VIDB Latch Value Register (VIDB\_Latch)

Location: Bank 0 Address 08<sub>HEX</sub>

Type: Read Only

VIDB\_LATCH

BIT	7	6	5	4	3	2	1	0
Name	VIDB7	VIDB6	VIDB5	VIDB4	VIDB3	VIDB2	VIDB1	VIDB0

BIT	DESCRIPTION
7	VIDB7. To read this bit will return VIDB7 register value if <a href="#">Latch_VIDB</a> is set to 1 else return the pin value of VIDBIN7.
6	VIDB6. To read this bit will return VIDB6 register value if <a href="#">Latch_VIDB</a> is set to 1 else return the pin value of VIDBIN6.
5	VIDB5. To read this bit will return VIDB5 register value if <a href="#">Latch_VIDB</a> is set to 1 else return the pin value of VIDBIN5.
4	VIDB4. To read this bit will return VIDB4 register value if <a href="#">Latch_VIDB</a> is set to 1 else return the pin value of VIDBIN4.
3	VIDB3. To read this bit will return VIDB3 register value if <a href="#">Latch_VIDB</a> is set to 1 else return the pin value of VIDBIN3.
2	VIDB2. To read this bit will return VIDB2 register value if <a href="#">Latch_VIDB</a> is set to 1 else return the pin value of VIDBIN2.
1	VIDB1. To read this bit will return VIDB1 register value if <a href="#">Latch_VIDB</a> is set to 1 else return the pin value of VIDBIN1.
0	VIDB0. To read this bit will return VIDB0 register value if <a href="#">Latch_VIDB</a> is set to 1 else return the pin value of VIDBIN0.

#### 8.4.2.5 VID Control Register (VID\_Control)

Location: Bank 0 Address 59<sub>HEX</sub>

Type: Read / Write

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set,

VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set,

SYSRSTIN\_N (Pin 15) Falling @ SYSRST\_MD (CR40.Bit5) set.

#### VID\_CONTROL

BIT	7	6	5	4	3	2	1	0
Name	Level_Select	EN_DVID	Latch_VIDB	Latch_VIDA	VID_SEL			
Reset	00 <sub>BIN</sub>	0	0	0	001 <sub>BIN</sub>			

BIT	DESCRIPTION
7-6	Level_Select. Set VID input pin V <sub>IH</sub> /V <sub>IL</sub> level 00 <sub>BIN</sub> : 0.6V/0.4 for VRM10, 11 01 <sub>BIN</sub> : 1.6V/0.8V for AMD VID 10 <sub>BIN</sub> : 2.0V/0.8V 11 <sub>BIN</sub> : Reserved.
5	EN_DVID. Write 1, dynamic VID function is enabled. If VID changed, auto-updating high/low limit of corresponding Vcore sensing voltage. If programming High/Low limit of Vcore sensing voltage manually is required, this bit has to be cleared as 0.
4	Latch_VIDB. Write 1, <a href="#">CR08</a> latches current pin value of VIDB.
3	Latch_VIDA. Write 1, <a href="#">CR07</a> latches current pin value of VIDA.
2-0	VID_SEL. Selectable VID tables: 000 <sub>BIN</sub> : Reserved 001 <sub>BIN</sub> : VRM10 (default) 010 <sub>BIN</sub> : VRM11 011 <sub>BIN</sub> : AMD Opteron™ 5 bit VID Codes 100 <sub>BIN</sub> : AMD Opteron™ 6 bit VID Codes

#### 8.4.2.6 Vcore High Tolerance Register (VCORE\_LIMHI)

Location : Bank 0 Address 09<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,  
 Init Reset(CR40.Bit7) is set,  
 VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,  
 SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**VCORE\_LIMHI**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	<b>Vcore High Tolerance</b>							
Reset	64 <sub>HEX</sub>							

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	<p>Vcore High Tolerance.</p> <p>While enable dynamic VID function (set Bank0 CR59 bit5 to 1), writing Tolerance register will force VCORE Limit updated with new voltage limit for VCORE.</p> <p>The unit is 2mV</p>

**8.4.2.7 Vcore Low Tolerance Register (VCORE\_LIMLO)**

Location : Bank 0 Address 0A<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**VCORE\_LIMLO**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	<b>Vcore Low Tolerance</b>							
Reset	64 <sub>HEX</sub>							

<b>BIT</b>	<b>DESCRIPTION</b>
7-0	<p>Vcore Low Tolerance.</p> <p>While enable dynamic VID function (set Bank0 CR59 bit5 to 1), writing Tolerance register will force VCORE Limit Generator generate new voltage limit for VCORE.</p> <p>The unit is 2mV</p>

**8.5 INT/SMI# Control/Status Registers**

Several mechanisms are provided to alarm system when monitored channels are abnormal. At this paragraph, three kinds of control/status registers are introduced, 'real time status', shows currently status of each channel; 'Channel Mask', defines which channel need issue warning when abnormal, and when channel should not be cared due to floating or other circumstances. Final one, 'Interrupt Status', it gives host information of which channel is issuing alert, and host can base on this channel and do proper process to ensure system reliable.



### 8.5.1 INT/SMI Control/Status Register Map

MNEMONIC	REGISTER NAME	TYPE
INT_STS1 □ INT_STS5	<a href="#">Interrupt Status 1</a> □ <a href="#">Interrupt Status 5</a>	RO
MASK1 □ MASK5	<a href="#">SMI/IRQ Mask 1</a> □ <a href="#">SMI/IRQ Mask 5</a>	R/W
REAL_STS1 □ REAL_STS5	<a href="#">Real Time status 1</a> □ <a href="#">Real Time status 5</a>	RO
SMIINT_Ctrl	<a href="#">SMI/IRQ Control</a>	R/W

Pin 3 of W83793G is a multi-function pin. It can be the IRQ output or the SMI# output signal. The function is selected by programming Bank0 CR50 SMI/IRQ Control register.

The interrupt mode for voltage and FANIN is only two-time interrupt mode.

For temperature, there are three modes to serve: <1> Comparator mode, <2>One-Time Interrupt mode, and <3> Two-Time Interrupt mode.

### 8.5.2 INT/SMI Control/Status Register Details

#### 8.5.2.1 Interrupt Status Register (INT\_STS)

A one represents corresponding channel have been exceed its limit. Read Interrupt Status will clear the interrupt flag.

VIDCHG will assert while VID are on the fly. It indicates VID have change in last 1ms.

TART will assert while target temperature cannot be achieved after 3 minutes full speed of corresponding FAN.

Location:

**INT\_STS1** - Bank 0 Address 41<sub>HEX</sub>  
**INT\_STS2** - Bank 0 Address 42<sub>HEX</sub>  
**INT\_STS3** - Bank 0 Address 43<sub>HEX</sub>  
**INT\_STS4** - Bank 0 Address 44<sub>HEX</sub>  
**INT\_STS5** - Bank 0 Address 45<sub>HEX</sub>

Type: Read Only

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set,  
 VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set,  
 SYSRSTIN\_N (Pin 15) Falling @ SYSRST\_MD (CR40.Bit5) set.

**INT\_STS1**

BIT	7	6	5	4	3	2	1	0
Name	12VSEN	3VSEN	VSEN2	VSEN1	Reserve	VTT	VCOREB	VCOREA
Reset	0	0	0	0	0	0	0	0

**INT\_STS2**

BIT	7	6	5	4	3	2	1	0
Name	TD4	TD3	TD2	TD1	VIDCHG	VBAT	5VSB	5VDD
Reset	0	0	0	0	0	0	0	0

**INT\_STS3**

BIT	7	6	5	4	3	2	1	0
Name	FANIN6	FANIN5	FANIN4	FANIN3	FANIN2	FANIN1	TR2	TR1
Reset	0	0	0	0	0	0	0	0

**INT\_STS4**

BIT	7	6	5	4	3	2	1	0
Name	Reserve	Chassis	FANIN12	FANIN11	FANIN10	FANIN9	FANIN8	FANIN7
Reset	0	0	0	0	0	0	0	0

**INT\_STS5**

BIT	7	6	5	4	3	2	1	0
Name	Reserve	TART6	TART5	TART4	TART3	TART2	TART1	
Reset	0	0	0	0	0	0	0	0

**8.5.2.2 SMI/IRM Mask Register (MASK)**

Set to one will disable the corresponding interrupt sources. Clear to 0 will enable that interrupt source.

SMI Mask4 bit 7 is CLR\_CHS (Clear Chassis), write this bit with an one will clear internal caseopen latch, and after latch is clear, CLR\_CHS will be reset to 0 itself.

Location:

**MASK1** - Bank 0 Address 46<sub>HEX</sub>

**MASK2** - Bank 0 Address 47<sub>HEX</sub>

**MASK3** - Bank 0 Address 48<sub>HEX</sub>

**MASK4** - Bank 0 Address 49<sub>HEX</sub>

**MASK5** - Bank 0 Address 4A<sub>HEX</sub>



Type: Read / Write

Reset: VSB5V (Pin 7) Rising,  
           Init Reset (CR40.Bit7) is set,  
           VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set,  
           SYSRSTIN\_N (Pin 15) Falling @ SYSRST\_MD (CR40.Bit5) set.

**MASK1**

BIT	7	6	5	4	3	2	1	0
Name	12VSEN	3VSEN	VSEN2	VSEN1	Reserve	VTT	VCOREB	VCOREA
Reset	0	0	0	0	0	0	0	0

**MASK2**

BIT	7	6	5	4	3	2	1	0
Name	TD4	TD3	TD2	TD1	VIDCHG	VBAT	5VSB	5VDD
Reset	0	0	0	0	0	0	0	0

**MASK3**

BIT	7	6	5	4	3	2	1	0
Name	FANIN6	FANIN5	FANIN4	FANIN3	FANIN2	FANIN1	TR2	TR1
Reset	0	0	0	0	0	0	0	0

**MASK4**

BIT	7	6	5	4	3	2	1	0
Name	CLR_CHS	Chassis	FANIN12	FANIN11	FANIN10	FANIN9	FANIN8	FANIN7
Reset	0	0	0	0	0	0	0	0

**MASK5**

BIT	7	6	5	4	3	2	1	0
Name	Reserve		TART6	TART5	TART4	TART3	TART2	TART1
Reset	0	0	0	0	0	0	0	0



### 8.5.2.3 Real Time status Register (REAL\_STS)

Real-time status registers show the related channel exceeding limit or not at the polling moment. Return 1 represents related channel has exceeded the limit defined in limit registers.

Location :

**REAL\_STS1** - Bank 0 Address 4B<sub>HEX</sub>

**REAL\_STS2** - Bank 0 Address 4C<sub>HEX</sub>

**REAL\_STS3** - Bank 0 Address 4D<sub>HEX</sub>

**REAL\_STS4** - Bank 0 Address 4E<sub>HEX</sub>

**REAL\_STS5** - Bank 0 Address 4F<sub>HEX</sub>

Type : Read Only

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**REAL\_STS1**

BIT	7	6	5	4	3	2	1	0
Name	12VSEN	3VSEN	VSEN2	VSEN1	Reserve	VTT	VCOREB	VCOREA
Reset	0	0	0	0	0	0	0	0

**REAL\_STS2**

BIT	7	6	5	4	3	2	1	0
Name	TD4	TD3	TD2	TD1	VIDCHG	VBAT	5VSB	5VDD
Reset	0	0	0	0	0	0	0	0

**REAL\_STS3**

BIT	7	6	5	4	3	2	1	0
Name	FANIN6	FANIN5	FANIN4	FANIN3	FANIN2	FANIN1	TR2	TR1
Reset	0	0	0	0	0	0	0	0

**REAL\_STS4**

BIT	7	6	5	4	3	2	1	0
Name	Reserve	Chassis	FANIN12	FANIN11	FANIN10	FANIN9	FANIN8	FANIN7
Reset	0	0	0	0	0	0	0	0

**REAL\_STS5**

BIT	7	6	5	4	3	2	1	0
Name	Reserve		TART6	TART5	TART4	TART3	TART2	TART1
Reset	0	0	0	0	0	0	0	0

**8.5.2.4 SMI/IRQ Control Register (SMIINT\_Ctrl)**Location : Bank 0 Address 50<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset (CR40.Bit7) is set,

VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set,

SYSRSTIN\_N (Pin 15) Falling @ SYSRST\_MD (CR40.Bit5) set.

**SMIINT\_CTRL**

BIT	7	6	5	4	3	2	1	0
Name	Reserve		IRQ_MD	IRQSEL	TEMP_SMI_MD		EN IRQSMI	POL
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-6	Reserved.
5	IRQ_MD. Set 0, IRQ output level signal. Set 1, output 200 us pulse signal. Default is 0.
4	IRQ_SEL. Set Pin 3 to IRQ mode. While 1 and EN_IRQSMI set to 1, Pin 3 enabled with IRQ interrupt output.
3-2	TEMP_SMI_MD. Temperature SMI# Mode Select. 00 <sub>BIN</sub> : Comparator Interrupt Mode:(Default) Temperature TD1/TD2/TD3/TD4/TR1/TR2 exceeds T <sub>O</sub> (Over-temperature) limit causes an interrupt and this interrupt will be reset by reading all the Interrupt Status. 01 <sub>BIN</sub> : Two Time Interrupt Mode: These bits use in temperature sensor TD1/TD2/TD3/TD4/TR1/TR2 interrupt mode with hysteresis type. Temperature exceeding T <sub>O</sub> (Critical Temperature), causes an interrupt and then temperature going below T <sub>HYST</sub> (Critical Temperature Hysteresis) will also cause an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register. Once an interrupt event has occurred by exceeding T <sub>O</sub> (Critical Temperature), then reset, if the temperature remains above the T <sub>HYST</sub> (Critical Temperature Hysteresis).

Continued

BIT	DESCRIPTION
3-2	<p><b>10<sub>BIN</sub></b> : One Time Interrupt Mode:</p> <p>This bit use in temperature sensor TD1/TD2/TD3/TD4/TR1/TR2 interrupt mode with hysteresis type. Temperature exceeding <math>T_o</math> (Critical Temperature) causes an interrupt and then temperature going below <math>T_{HYST}</math> (Critical Temperature Hysteresis) will not cause an interrupt. Once an interrupt event has occurred by exceeding <math>T_o</math> (Critical Temperature), then going below <math>T_{HYST}</math> (Critical Temperature Hysteresis), and interrupt will not occur again until the temperature exceeding <math>T_o</math> (Critical Temperature).</p> <p><b>11<sub>BIN</sub></b> : Two Time Non-related Interrupt Mode:</p> <p>This bit use in temperature sensor TD1/TD2/TD3/TD4/TR1/TR2 interrupt mode with hysteresis type. Temperature exceeding <math>T_o</math>, causes an interrupt and then temperature going below <math>T_{HYST}</math> will also cause an interrupt. Once an interrupt event has occurred by exceeding <math>T_o</math>, then reset, if the temperature remains above the <math>T_{HYST}</math>.</p> <p>If this mode is selected, for all monitor channels (it is not necessary to read the status for generating the next IRQ/SMI# pulse.</p> <p>Two-Time Interrupt Mode    ** : Interrupt Status is read    Note: It can be programmed to be as not necessary to read the status for generating the next SMI# pulse by setting TEMP_SMI_MD = 2'b11.</p>
1	EN_IRQSMI. A one enables the IRQ/SMI# Interrupt output.
0	<b>POL.</b> (polarity) When set to 1, IRQ/SMI# active high. Set to 0, IRQ/SMI# active low.



## 8.6 OVT/BEEP Control Register

Another solution to deal with abnormal situation is through OVT(Over Temperature) or Beep.

OVT, as it naming, represents for temperature abnormal is happening. In some applications, it can be combined with Fan control and used to throttle the Fan Speed.

Beep can directly use sound of two tones to inform user system abnormal. Unlike OVT, Beep can associate with any channel.

### 8.6.1 OVT/BEEP Control Registers Map

MNEMONIC	REGISTER NAME	TYPE
OVT_Ctrl	<a href="#">OVT Control</a>	R/W
OVT_BeepEn	<a href="#">OVT/Beep Global Enable</a>	R/W
BEEP_Ctrl1 □ BEEP_Ctrl5	<a href="#">BEEP Control 1</a> □ <a href="#">BEEP Control 5</a>	R/W

Pin 2 of W83793G is also a multi-function pin. It can be OVT# output signal or BEEP output signal and be selected by programming Bank0 CR52 OVT/BEEP Control register.

### 8.6.2 OVT/BEEP Control Registers Details

#### 8.6.2.1 OVT Control Register (OVT\_Ctrl)

Location : Bank 0 Address 51<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising.

OVT\_CTRL

BIT	7	6	5	4	3	2	1	0	
Name	OVT_MD	EN_OVTR2	EN_OVTR1	EN_OVTD4	EN_OVTD3	EN_OVTD2	EN_OVTD1	OVTPOL	
Reset	0	0	0	0	0	0	0	0	

BIT	DESCRIPTION
7	<p>OVT_MD.</p> <p>There are two OVT# signal output type.</p> <p>0<sub>BIN</sub> : Comparator Mode: (Default)</p> <p>Temperature exceeding Tcritical (Critical Temperature) causes the OVT# output activated until the temperature is less than T<sub>HYST</sub> (Critical Temperature Hysteresis).</p> <p>1<sub>BIN</sub> : Interrupt Mode:</p> <p>Setting temperature exceeding Tcritical (Critical Temperature) causes the OVT# output activated indefinitely until reset reading temperature sensor TD1/TD2/TD3/TD4/TR1/TR2 registers.</p> <p>Temperature exceeding Tcritical (Critical Temperature), then OVT# reset, and then temperature going below T<sub>HYST</sub> (Critical Temperature Hysteresis) will also cause the OVT# activated indefinitely until reset by reading temperature sensor TD1/TD2/TD3/TD4/TR1/TR2(reading interrupt status). Once the OVT# will not be activated by exceeding Tcritical (Critical Temperature), then reset, if the temperature remains above T<sub>HYST</sub> (Critical Temperature Hysteresis), the OVT# will not be activated again.</p>
6	<p>EN_OVTR2.</p> <p>Enable temperature sensor TR2 over-temperature (OVT) output if set to 1. Default 0; disable OVTR2 output through pin OVT#. The pin OVT# is wire OR with OVTD1, OVTD2, OVTD3, OVTD4 and OVTR1.</p>
5	<p>EN_OVTR1.</p> <p>Enable temperature sensor TR1 over-temperature (OVT) output if set to 1. Default 0; disable OVTR1 output through pin OVT#. The pin OVT# is wire OR with OVTD1, OVTD2, OVTD3, OVTD4 and OVTR2.</p>
4	<p>EN_OVTD4.</p> <p>Enable temperature sensor TD4 over-temperature (OVT) output if set to 1. Default 0; disable OVTD4 output through pin OVT#. The pin OVT# is wire OR with OVTD1, OVTD2, OVTD3, OVTR1 and OVTR2</p>
3	<p>EN_OVTD3.</p> <p>Enable temperature sensor TD3 over-temperature (OVT) output if set to 1. Default 0; disable OVTD3 output through pin OVT#. The pin OVT# is wire OR with OVTD1, OVTD2, OVTD4, OVTR1 and OVTR2</p>
2	<p>EN_OVTD2.</p> <p>Enable temperature sensor TD2 over-temperature (OVT) output if set to 1. Default 0; disable OVTD2 output through pin OVT#. The pin OVT# is wire OR with OVTD1, OVTD3, OVTD4, OVTR1 and OVTR2</p>
1	<p>EN_OVTD1.</p> <p>Enable temperature sensor TD1 over-temperature (OVT) output if set to 1. Default 0; disable OVTD1 output through pin OVT#. The pin OVT# is wire OR with OVTD2, OVTD3, OVTD4, OVTR1 and OVTR2</p>
0	OVTPOL. Write 1, OVT# active high. Write 0, OVT# active low.



#### 8.6.2.2 OVT/Beep Global Enable Register (OVT\_BeepEn)

Location : Bank 0 Address 52<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising.

**OVT\_BEEPEN**

BIT	7	6	5	4	3	2	1	0
Name	Reserved					BEEPSEL	EN_BEEP	EN_OVT
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-3	Reserved.
2	BEEPSEL. 1 : Direct Beep signal to Pin 2. 0 : Direct OVT signal to Pin 2.
1	EN_BEEP. (Beep Output Global Enable) 1 : Beep is enabled, customer can select event trigger source from BEEP_Ctrl. 0 : Beep is disabled.
0	ENOVT. (OVT Output Global Enable) 1 : OVT is enabled, users can select OVT trigger source from OVT_Ctrl. 0 : OVT is disable.

#### 8.6.2.3 BEEP Control Register (BEEP\_Ctrl)

Set to one will enable the corresponding BEEP output. Clear to 0 will disable that BEEP output.

Location:

**BEEP\_Ctrl1** - Bank 0 Address 53<sub>HEX</sub>

**BEEP\_Ctrl2** - Bank 0 Address 54<sub>HEX</sub>

**BEEP\_Ctrl3** - Bank 0 Address 55<sub>HEX</sub>

**BEEP\_Ctrl4** - Bank 0 Address 56<sub>HEX</sub>

**BEEP\_Ctrl5** - Bank 0 Address 57<sub>HEX</sub>

Type: Read / Write

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set,

VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set,

SYSRSTIN\_N (Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**BEEP\_CTRL1**

BIT	7	6	5	4	3	2	1	0
Name	12VSEN	3VSEN	VSEN2	VSEN1	Reserve	VTT	VCOREB	VCOREA
Reset	0	0	0	0	0	0	0	0

**BEEP\_CTRL2**

BIT	7	6	5	4	3	2	1	0
Name	TD4	TD3	TD2	TD1	RESERVE	VBAT	5VSB	5VDD
Reset	0	0	0	0	0	0	0	0

**BEEP\_CTRL3**

BIT	7	6	5	4	3	2	1	0
Name	FANIN6	FANIN5	FANIN4	FANIN3	FANIN2	FANIN1	TR2	TR1
Reset	0	0	0	0	0	0	0	0

**BEEP\_CTRL4**

BIT	7	6	5	4	3	2	1	0
Name	Reserve	Chassis	FANIN12	FANIN11	FANIN10	FANIN9	FANIN8	FANIN7
Reset	0	0	0	0	0	0	0	0

**BEEP\_CTRL5**

BIT	7	6	5	4	3	2	1	0
Name	Reserve		TART6	TART5	TART4	TART3	TART2	TART1
Reset	0	0	0	0	0	0	0	0

**8.7 Multi-Function Pin Control Register**

Many functions exhibited in W83793G are not default function, and they might share pin out with other functions. Here lists three registers defines the function enable registers.

**8.7.1 Multi-Function Pin Control Register Map**

MNEMONIC	REGISTER NAME	TYPE
MFC	<a href="#">Multi-Function Pin Control</a>	R/W
FANIN_Ctrl	<a href="#">FANIN Control</a>	R/W
FAN_SEL	<a href="#">FANIN Input Pin Redirection</a>	R/W

In W83793G Pin 10~13, Pin 37~40, Pin 49~56 are multi-function pin. All non-default functions are enabled by setting Bank0 CR58, CR5C and CR5D.



### 8.7.2 Multi-Function Pin Control Register Details

#### 8.7.2.1 Multi-Function Pin Control Register (MFC)

Location: Bank 0 Address 58<sub>HEX</sub>

Type: Read / Write

Reset: bit 0~6:

VSB5V (Pin 7) Rising,  
Init Reset (CR40.Bit7) is set,  
VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set,  
SYSRSTIN\_N (Pin 15) Falling @ SYSRST\_MD (CR40.Bit5) set.

Bit7: Trapping at 100ms after VSB5V (Pin 7) Rising.

**MFC**

BIT	7	6	5	4	3	2	1	0
Name	VIDBSEL	SIB_SEL	SID_SEL		SIC_SEL		SIA_SEL	FAN8SEL
Reset	Trap	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	VIDBSEL. Pin 49~56 function select. Power On Trapping input value of Pin 46. $1_{BIN}$ : Pin49~56 are VIDB. $0_{BIN}$ : Pin 49~54 are fan speed control output or fan tachometer input; function of Pin 55~56 is controlled by bit SIB_SEL.
6	SIB_SEL. While VIDBSEL is 0, SIB_SEL set function of Pin55~56: $0_{BIN}$ : Pin55~56 are FANIN8/FANCTRL8. $1_{BIN}$ : Reserved. This bit must be set to 0.
5-4	SID_SEL. Set function of Pin39~40: $0X_{BIN}$ : Pin 39~40 are VIDA2/VIDA3. $10_{BIN}$ : Pin 39~40 are FANIN1/FANIN12. $11_{BIN}$ : Reserved. These two bits should not be set to $11_{BIN}$ .



Continued.

BIT	DESCRIPTION
3-2	<p>SIC_SEL.</p> <p>Set function of Pin37~38:</p> <p>0<sub>BIN</sub>: Pin 37~38 are VIDA0/VIDA1.</p> <p>10<sub>BIN</sub>: Pin 37~38 are FAIN9/FANI10.</p> <p>11<sub>BIN</sub>: Reserved.</p> <p>These two bits should not be set to 11<sub>BIN</sub>.</p>
1	<p>SIA_SEL.</p> <p>Set function of Pin12~13:</p> <p>0<sub>BIN</sub>: Pin 12~13 are VIDA6/VIDA7.</p> <p>1<sub>BIN</sub>: Reserved.</p> <p>This bit must be set to 0.</p>
0	<p>FAN8SEL.</p> <p>Set function of Pin10~11:</p> <p>0<sub>BIN</sub>: Pin 10~11 are VIDA4/VIDA5.</p> <p>1<sub>BIN</sub>: Pin 12~13 are FANIN8/FANCTRL8.</p>

#### 8.7.2.2 FANIN Control Register (FANIN\_Ctrl)

The register enables setup the functions of multi-function fan inputs, while reset it is cleared.  
(00<sub>HEX</sub>)

Location: Bank 0 Address 5C<sub>HEX</sub>

Type: Read / Write

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set,

VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set,

SYSRSTIN\_N (Pin 15) Falling @ SYSRST\_MD (CR40.Bit5) set.

FANIN\_CTRL

BIT	7	6	5	4	3	2	1	0
Name	Reserve	EN_FANIN12	EN_FANIN11	EN_FANIN10	EN_FANIN9	EN_FANIN8	EN_FANIN7	EN_FANIN6
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	Reserved.
6	<p><b>EN_FANIN12.</b>(Fan In 12 Enable Bit)</p> <p>1 : If <u>SID_SEL</u> = 10<sub>BIN</sub>, enable FANIN12 monitor.</p> <p>0 : Disable . Default is VID function.</p>



Continued.

BIT	DESCRIPTION
5	<b>EN_FANIN11.</b> (Fan In 11 Enable Bit) If <u>SID_SEL</u> = 10, Setting to 1 will enable FANIN11 monitor. If cleared, Pin39 can be selected as Processor A VID Bit 2(EN_D-VID).
4	<b>EN_FANIN10.</b> (Fan In 10 Enable Bit) If <u>SIC_SEL</u> = 10, Setting to 1 will enable FANIN10 monitor. If cleared, Pin 38 can be selected as Processor A VID Bit 1.
3	<b>EN_FANIN9.</b> (Fan In 9 Enable Bit) If <u>SIC_SEL</u> = 10, Setting to 1 will enable FANIN9 monitor. If cleared, Pin 37 can be selected as Processor A VID Bit 0(EN_D-VID).
2	<b>EN_FANIN8.</b> (Fan In 8 Enable Bit) Setting to 1 enables FANIN8 monitor. If FANIN8 connect to Pin55 is desired, setting <u>VIDBSEL</u> = 0, <u>SIDB_SEL</u> = 0 and <u>FAN8SEL</u> = 0 are must. If FANIN8 connect to Pin 10, Setting <u>FAN8SEL</u> = 1 is a must. Setting to 0 enables Pin 10 with Processor A VID Bit 4(EN_D-VID)
1	<b>EN_FANIN7.</b> (Fan In 7 Enable Bit) If <u>VIDBSEL</u> = 0, Setting to 1 will enable FANIN7 monitor. Setting to 0 enables Pin 53 with Processor B VID Bit 4(VIDBSEL = 1)
0	<b>EN_FANIN6.</b> (Fan In 6 Enable Bit) If <u>VIDBSEL</u> = 0, Setting to 1 will enable FANIN6 monitor. Setting to 0 enables Pin 51 with Processor B VID Bit2(VIDBSEL = 1)

#### 8.7.2.3 FANIN Input Pin Redirection Register(FANIN\_Sel)

Location : Bank 0 Address 5D<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**FANIN\_SEL**

BIT	7	6	5	4	3	2	1	0
Name	<b>Reserved</b>			<b>FANIN12Sel</b>	<b>FANIN11Sel</b>	<b>FANIN10Sel</b>	<b>FANIN9Sel</b>	
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-4	Reserve.
3	FANIN12Sel. If <b>FANIN12Sel</b> is set to 0, connecting FANIIN12 to Pin 40; else connect FANIN9 to Pin 11. While FANIIN12 connect to Pin 11, Bank0 CR58 bit0 <a href="#">FAN8SEL</a> must set to 1.
2	FANIN11Sel. If <b>FANIN11Sel</b> is set to 0, connecting FANIIN11 to Pin 39; else connect FANIN11 to Pin 54. While FANIIN11 connect to Pin 54, Bank0 CR58 bit7 <a href="#">VIDBSEL</a> must set to 0.
1	FANIN10Sel. If <b>FANIN10Sel</b> is set to 0, connecting FANIIN10 to Pin 38; else connect FANIN10 to Pin 52. While FANIIN10 connect to Pin 52, <a href="#">VIDBSEL</a> must set to 0.
0	FANIN9Sel. If <b>FANIN9Sel</b> is set to 0, connecting FANIIN9 to Pin 37; else connect FANIN9 to Pin 50. While FANIIN9 connect to Pin 50, <a href="#">VIDBSEL</a> must set to 0.

## 8.8 Temperature Sensors Control Register

W83793G provides two sets of LM75-like sensors, and they can be treated as two independent sensors through different I<sup>2</sup>C address access(90<sub>HEX</sub> ~ 9E<sub>HEX</sub>). Two sensor can also be accessed and controlled from W83793G address(58<sub>HEX</sub> ~ 5E<sub>HEX</sub>). Here lists the control registers for the LM75-like sensors.

### 8.8.1 Temperature Sensors Control Register Map

MNEMONIC	REGISTER NAME	TYPE
TD1_Config.	<a href="#">Temperature Sensor TD1 Configuration (LM75A)</a>	R/W
TD2_Config.	<a href="#">Temperature Sensor TD2 Configuration (LM75B)</a>	R/W
TD_MD	<a href="#">Temperature Sensor mode Select 1</a>	R/W
TR_MD	<a href="#">Temperature Sensor mode Select 2</a>	R/W
TempOffset	Temperature Channel Offset	R/W

### 8.8.2 Temperature Sensors Control Register Details

#### 8.8.2.1 TD1 Configuration (LM75A) Register (TD1\_Config)

Location : Bank 0 Address 5A<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,



VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,  
 SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

### TD1\_CONFIG

BIT	7	6	5	4	3	2	1	0
Name	Reserve		FaultQ1			Reserve		STOP1
Reset	0	0		00		0	0	0

BIT	DESCRIPTION
7-6	Reserved.
5-4	FaultQ1. Number of faults to detect before setting OVT# output to avoid false tripping due to noise.
3-1	Reserved.
0	STOP1. If temperature sensor TD1 is set as internal temperature sensor (CR5D), set to 1 the temperature sensor will stop monitor.

### 8.8.2.2 TD2 Configuration (LM75B) Register (TD2\_Config)

Location : Bank 0 Address 5B<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,  
 Init Reset(CR40.Bit7) is set,  
 VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,  
 SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

### TD2\_CONFIG

BIT	7	6	5	4	3	2	1	0
Name	Reserve		FaultQ2			Reserve		STOP2
Reset	0	0		00		0	0	0

BIT	DESCRIPTION
7-6	Reserved.
5-4	FaultQ2. Number of faults to detect before setting OVT# output to avoid false tripping due to noise.
3-1	Reserved.
0	STOP2. If temperature sensor TD2 is set as internal temperature sensor (CR5D), set to 1 the temperature sensor will stop monitor.



### 8.8.2.3 TD Mode Select Register (TD\_MD)

Before enable monitor, it needs to set function of pins (Bank0.CR58) and sensor select (Bank0.CR5E) to correct value.

Location : **TD\_MD** - Bank 0 Address 5E<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**TD\_MD**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	<b>TD4_MD</b>		<b>TD3_MD</b>		<b>TD2_MD</b>		<b>TD1_MD</b>	
Reset	01			01			01	

<b>BIT</b>	<b>DESCRIPTION</b>
7-6	<p><b>TD4_MD.</b></p> <p>Temperature D4 mode</p> <p>00<sub>BIN</sub> : Temperature D4 stop monitor</p> <p>01<sub>BIN</sub> : Temperature D4 start monitor using internal temperature sensor (default).</p> <p>10<sub>BIN</sub> : Reserved.</p> <p>11<sub>BIN</sub> : Temperature D4 start monitor using temperature sensor in Intel CPU and get result by PECL.</p>
5-4	<p><b>TD3_MD.</b></p> <p>Temperature D3 mode</p> <p>00<sub>BIN</sub> : Temperature D3 stop monitor</p> <p>01<sub>BIN</sub> : Temperature D3 start monitor using internal temperature sensor (default).</p> <p>10<sub>BIN</sub> : Reserved.</p> <p>11<sub>BIN</sub> : Temperature D3 start monitor using temperature sensor in Intel CPU and get result by PECL.</p>
3-2	<p><b>TD2_MD.</b></p> <p>Temperature D2 mode</p> <p>00<sub>BIN</sub> : Temperature D2 stop monitor</p> <p>01<sub>BIN</sub> : Temperature D2 start monitor using internal temperature sensor (default).</p> <p>10<sub>BIN</sub> : Reserved.</p> <p>11<sub>BIN</sub> : Temperature D2 start monitor using temperature sensor in Intel CPU and get result by PECL.</p>



Continued.

BIT	DESCRIPTION
1-0	<p>TD1_MD.</p> <p>Temperature D1 mode</p> <p>00<sub>BIN</sub> : Temperature D1 stop monitor</p> <p>01<sub>BIN</sub> : Temperature D1 start monitor using internal temperature sensor (default).</p> <p>10<sub>BIN</sub> : Reserved.</p> <p>11<sub>BIN</sub> : Temperature D1 start monitor using temperature sensor in Intel CPU and get result by PECL.</p>

#### 8.8.2.4 TR Mode Select Register (TR\_MD)

Location : **TR\_MD** - Bank 0 Address 5F<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,  
Init Reset(CR40.Bit7) is set,  
VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,  
SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**TR\_MD**

BIT	7	6	5	4	3	2	1	0
Name	Reserve						TR2_MD	TR1_MD
Reset	0	0	0	0	0	0	1	1

BIT	DESCRIPTION
7-2	Reserve.
1	<p>TR2_MD.</p> <p>Setting to 1 will enable Temperature sensor TR2 monitor.</p>
0	<p>TR1_MD.</p> <p>Setting to 1 will enable Temperature sensor TR1 monitor.</p>

#### 8.8.2.5 Temperature Channel Offset Register (TempOffset)

Each temperature channel has a corresponding offset register, in some situation customer may want to shift the offset. Default is 00<sub>HEX</sub>.

Location :

**TD1Offset** - Bank 0 Address A8<sub>HEX</sub>

**TD2Offset** - Bank 0 Address A9<sub>HEX</sub>

**TD3Offset** - Bank 0 Address AA<sub>HEX</sub>



**TD4Offset** - Bank 0 Address AB<sub>HEX</sub>

**TR1Offset** - Bank 0 Address AC<sub>HEX</sub>

**TR2Offset** - Bank 0 Address AD<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising.

#### TD/TROFFSET

BIT	7	6	5	4	3	2	1	0
Name	Sign	Offset value						
Reset	0	0	0	0	0	0	1	1

BIT	DESCRIPTION
7-0	TD1~TR2 Offset Value.

## 8.9 Voltage Channel Registers

Here, both monitored value and their corresponding limitation settings are listed. W83793G provides more detailed resolution for VCoreA, VCoreB, and Vtt channels, besides 8-bit readout, they have lower-bit can be read.

### 8.9.1 Voltage Channel Registers Map

#### 8.9.1.1 Voltage Channel Monitor Value Register Map

MNEMONIC	REGISTER NAME	TYPE
VcoreA.	VCOREA Readout	RO
VcoreB.	VCOREB Readout	RO
Vtt.	Vtt Readout	RO
VINLowB.	VIN Low bit Readout	RO
VSEN1.	VSEN1 Readout	RO
VSEN2.	VSEN2 Readout	RO
3VSEN.	3VSEN Readout	RO
12VSEN.	12VSEN Readout	RO
5VDD.	5VDD Readout	RO
5VSB.	5VSB Readout	RO
VBAT.	VBAT Readout	RO

### 8.9.1.2 Voltage Channel Limit Value Registers Map

MNEMONIC	REGISTER NAME	TYPE
VcoreA HL/LL.	VCOREA High/Low Limit	R/W
VcoreB HL/LL.	VCOREB High/Low Limit	R/W
Vtt HL/LL.	Vtt High/Low Limit	R/W
VINHLLowB.	VIN High Limit Low bit	R/W
VINLLLlowB.	VIN Low Limit Low bit	R/W
VSEN1 HL/LL.	VSEN1 High/Low Limit	R/W
VSEN2 HL/LL.	VSEN2 High/Low Limit	R/W
3VSEN HL/LL.	3VSEN High/Low Limit	R/W
12VSEN HL/LL.	12VSEN High/Low Limit	R/W
5VDD HL/LL.	5VDD High/Low Limit	R/W
5VSB HL/LL.	5VSB High/Low Limit	R/W
VBAT HL/LL.	VBAT High/Low Limit	R/W

### 8.9.2 Voltage Channel Register Details

#### 8.9.2.1 Voltage Channel Monitored Value

Location :

**VCOREA Readout** - Bank 0 Address 10<sub>HEX</sub>

**VCOREB Readout** - Bank 0 Address 11<sub>HEX</sub>

**Vtt Readout** - Bank 0 Address 12<sub>HEX</sub>

**VIN Low bit** - Bank 0 Address 1B<sub>Hex</sub>

**VSEN1 Readout** - Bank 0 Address 14<sub>HEX</sub>

**VSEN2 Readout** - Bank 0 Address 15<sub>HEX</sub>

**3VSEN Readout** - Bank 0 Address 16<sub>HEX</sub>

**12VSEN Readout** - Bank 0 Address 17<sub>HEX</sub>

**5VDD Readout** - Bank 0 Address 18<sub>HEX</sub>

**5VSB Readout** - Bank 0 Address 19<sub>HEX</sub>

**VBAT Readout** - Bank 0 Address 1A<sub>HEX</sub>

Type : Read Only

Reset : No Reset

**VOLTAGE READOUT**

<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Name	Voltage Voltage							

**VIN LOW BIT READOUT**

<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Name	Reserve		VttL			VCOREBL		VcoreAL

Channel VcoreA/B, and Vtt combined two registers for each channel to express their monitor result, and so it is 10-bit format data. For example, Monitored value of VCOREA can get from combination of VCOREA Readout and VIN Low bit Readout bit1~0. In order to read the correct monitor result, it needs to read high byte first than to read its corresponding low byte. The real voltage calculation of these three channels should follow the formula

$$\text{Vcore A Voltage} = (\text{CR [10]}\ast 4 + \text{CR [1B]}\&0x03) \ast 0.002;$$

$$\text{Vcore B Voltage} = (\text{CR [11]}\ast 4 + (\text{CR [1B]}\&0x0C)/4) \ast 0.002;$$

$$\text{Vtt Voltage} = (\text{CR [12]}\ast 4 + (\text{CR [1B]}\&0x30)/16) \ast 0.002;$$

The rest of voltage channels only supply 8-bit output format. The real voltage calculation of these three channels should follow the formula

$$\text{VSEN1 Voltage} = \text{CR [14]} \ast (2 \ast 0.008);$$

$$\text{VSEN2 Voltage} = \text{CR [15]} \ast (2 \ast 0.008);$$

$$\text{3VSEN Voltage} = \text{CR [16]} \ast (2 \ast 0.008);$$

$$\text{12VSEN Voltage} = \text{CR [17]} \ast 0.008;$$

$$\text{5VDD Voltage} = \text{CR [18]} \ast (2 \ast 1.5 \ast 0.008) + 0.15;$$

$$\text{5VSB Voltage} = \text{CR [19]} \ast (2 \ast 1.5 \ast 0.008) + 0.15;$$

$$\text{VBAT Voltage} = \text{CR [1A]} \ast (2 \ast 0.008);$$

**8.9.2.2 Voltage Channel Limitation Registers**

Location :

**VCOREA High Limit** Bank 0 Address 60<sub>HEX</sub>

**VCOREA Low Limit** Bank 0 Address 61<sub>HEX</sub>

**VCOREB High Limit** Bank 0 Address 62<sub>HEX</sub>

**VCOREB Low Limit** Bank 0 Address 63<sub>HEX</sub>

**Vtt High Limit** Bank 0 Address 64<sub>HEX</sub>

**Vtt Low Limit** Bank 0 Address 65<sub>HEX</sub>

**High Limit Low bit** Bank 0 Address 68<sub>HEX</sub>

**Low Limit Low bit** Bank 0 Address 69<sub>HEX</sub>

**VSEN1 High Limit** Bank 0 Address 6A<sub>HEX</sub>

**VSEN1 Low Limit** Bank 0 Address 6B<sub>HEX</sub>

**VSEN2 High Limit** Bank 0 Address 6C<sub>HEX</sub>

**VSEN2 Low Limi** Bank 0 Address 6D<sub>HEX</sub>



**3VSEN High Limit** Bank 0 Address 6E<sub>HEX</sub>

**3VSEN Low Limit** Bank 0 Address 6F<sub>HEX</sub>

**12VSEN High Limit** Bank 0 Address 70<sub>HEX</sub>

**12VSEN Low Limit** Bank 0 Address 71<sub>HEX</sub>

**5VDD High Limit** Bank 0 Address 72<sub>HEX</sub>

**5VDD Low Limit** Bank 0 Address 73<sub>HEX</sub>

**5VSB High Limit** Bank 0 Address 74<sub>HEX</sub>

**5VSB Low Limit** Bank 0 Address 75<sub>HEX</sub>

**VBAT High Limit** Bank 0 Address 76<sub>HEX</sub>

**VBAT Low Limit** Bank 0 Address 77<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set.

Voltage High Limit

BIT	7	6	5	4	3	2	1	0
Name	<b>Voltage High Limit</b>							
Reset	FF <sub>HEX</sub>							

#### VOLTAGE LOW LIMIT

BIT	7	6	5	4	3	2	1	0
Name	<b>Voltage Low Limit</b>							
Reset	00 <sub>HEX</sub>							

#### VIN HIGH LIMIT LOW BIT

BIT	7	6	5	4	3	2	1	0
Name	<b>Reserve</b>							
Reset	00							

#### VIN LOW LIMIT LOW BIT

BIT	7	6	5	4	3	2	1	0
Name	<b>Reserve</b>							
Reset	00							

The code calculation of high/low limit should follow the formula

VCoreA, VCoreB, Vtt Limit Setup

$$\text{CR60}\sim\text{66} = [\text{Desired Voltage}]/0.008;$$

$$\text{CR68/69} = ([\text{Desired Voltage}]/0.002) - \text{CR60}\sim\text{67} * 4;$$



VSEN1, VSEN2, 3VSEN Limit Setup

$$\text{CR6A}\sim\text{6F} = [\text{Desired Voltage}] / 0.016;$$

12VSEN Limit Setup

$$\text{CR70}\sim\text{71} = [\text{Desired Voltage}] / 0.08;$$

5VDD, 5VSB Limit Setup

$$\text{CR72}\sim\text{75} = [\text{Desired Voltage}] / 0.024;$$

VBAT Limit Setup

$$\text{CR76}\sim\text{77} = [\text{Desired Voltage}] / 0.016;$$

## 8.10 Temperature Channel Registers

### 8.10.1 Temperature Channel Register Map

#### 8.10.1.1 Temperature Channel Monitored Value Register Map

MNEMONIC	REGISTER NAME	TYPE
TD1.	Temperature Sensor TD1 Readout	RO
TD2.	Temperature Sensor TD2 Readout	RO
TD3.	Temperature Sensor TD3 Readout	RO
TD4.	Temperature Sensor TD4 Readout	RO
TDLowB.	Temperature Sensor TD Low Bit Readout	RO
TR1.	Temperature Sensor TR1 Readout	RO
TR2.	Temperature Sensor TR2 Readout	RO

#### 8.10.1.2 Temperature Channel Limitation Value Register Map

MNEMONIC	REGISTER NAME	TYPE
TD1 CT/CTH.	TD1 Critical Temperature / Critical Temperature Hysteresis	R/W
TD1 WT/WTH.	TD1 Warning Temperature / Warning Temperature Hysteresis	R/W
TD2 CT/CTH.	TD2 Critical Temperature / Critical Temperature Hysteresis	R/W
TD2 WT/WTH.	TD2 Warning Temperature / Warning Temperature Hysteresis	R/W
TD3 CT/CTH.	TD3 Critical Temperature / Critical Temperature Hysteresis	R/W
TD3 WT/WTH.	TD3 Warning Temperature / Warning Temperature Hysteresis	R/W
TD4 CT/CTH.	TD4 Critical Temperature / Critical Temperature Hysteresis	R/W
TD4 WT/WTH.	TD4 Warning Temperature / Warning Temperature Hysteresis	R/W
TR1 CT/CTH.	TR1 Critical Temperature / Critical Temperature Hysteresis	R/W

Continued.

MNEMONIC	REGISTER NAME	TYPE
TR1 WT/WTH.	TR1 Warning Temperature / Warning Temperature Hysteresis	R/W
TR2 CT/CTH.	TR2 Critical Temperature / Critical Temperature Hysteresis	R/W
TR2 WT/WTH.	TR2 Warning Temperature / Warning Temperature Hysteresis	R/W

### 8.10.2 Temperature Channel Register Details

#### 8.10.2.1 Temperature Channel Monitored Registers

Location :

- TD1 Readout** - Bank 0 Address 1C<sub>HEX</sub>
- TD2 Readout** - Bank 0 Address 1D<sub>HEX</sub>
- TD3 Readout** - Bank 0 Address 1E<sub>HEX</sub>
- TD4 Readout** - Bank 0 Address 1F<sub>HEX</sub>
- Low bit Readout** - Bank 0 Address 22<sub>HEX</sub>
- TR1 Readout** - Bank 0 Address 20<sub>HEX</sub>
- TR2 Readout** - Bank 0 Address 21<sub>HEX</sub>

Type : Read Only

**TEMP READOUT**

BIT	7	6	5	4	3	2	1	0
Name	Temperature							

**TD LOW BIT READOUT**

BIT	7	6	5	4	3	2	1	0
Name	TD4L		TD3L		TD2L		TD1L	

The format of Temperature channel readout is 2'complement. TD channel express temperature using 10-bit data including 1-bit sign bit, 7-bit integer, and 2 bits decimal. TR channel express temperature using 8-bit data including 1-bit sign bit, and 7-bit integer.

For TD channel temperature = TDx + TDxL \* 0.25

TR channel temperature = TRx



### 8.10.2.2 Temperature Channel Limitation Registers

Location:

- TD1 Critical** - Bank 0 Address 78<sub>HEX</sub>
- TD1 Critical Hystersis** - Bank 0 Address 79<sub>HEX</sub>
- TD1 Warning** - Bank 0 Address 7A<sub>HEX</sub>
- TD1 Warning Hystersis** - Bank 0 Address 7B<sub>HEX</sub>
- TD2 Critical** - Bank 0 Address 7C<sub>HEX</sub>
- TD2 Critical Hystersis** - Bank 0 Address 7D<sub>HEX</sub>
- TD2 Warning** - Bank 0 Address 7E<sub>HEX</sub>
- TD2 Warning Hystersis** - Bank 0 Address 7F<sub>HEX</sub>
- TD3 Critical** - Bank 0 Address 80<sub>HEX</sub>
- TD3 Critical Hystersis** - Bank 0 Address 81<sub>HEX</sub>
- TD3 Warning** - Bank 0 Address 82<sub>HEX</sub>
- TD3 Warning Hystersis** - Bank 0 Address 83<sub>HEX</sub>
- TD4 Critical** - Bank 0 Address 84<sub>HEX</sub>
- TD4 Critical Hystersis** - Bank 0 Address 85<sub>HEX</sub>
- TD4 Warning** - Bank 0 Address 86<sub>HEX</sub>
- TD4 Warning Hystersis** - Bank 0 Address 87<sub>HEX</sub>
- TR1 Critical** - Bank 0 Address 88<sub>HEX</sub>
- TR1 Critical Hystersis** - Bank 0 Address 89<sub>HEX</sub>
- TR1 Warning** - Bank 0 Address 8A<sub>HEX</sub>
- TR1 Warning Hystersis** - Bank 0 Address 8B<sub>HEX</sub>
- TR2 Critical** - Bank 0 Address 8C<sub>HEX</sub>
- TR2 Critical Hystersis** - Bank 0 Address 8D<sub>HEX</sub>
- TR2 Warning** - Bank 0 Address 8E<sub>HEX</sub>
- TR2 Warning Hystersis** - Bank 0 Address 8F<sub>HEX</sub>

Type: Read / Write

Reset: VSB5V (Pin 7) Rising.

**SENSOR CRITICAL TEMPERATURE**

BIT	7	6	5	4	3	2	1	0
Name	<b>Temp Critical Temperature</b>							
Reset	64 <sub>HEX</sub> (100 C)							



## SENSOR CRITICAL TEMPERATURE HYSTERSIS

BIT	7	6	5	4	3	2	1	0
Name	Sensor Critical Temperature Hysteresis							
Reset	$5F_{HEX}$ (95 C)							

## SENSOR CRITICAL TEMPERATURE

BIT	7	6	5	4	3	2	1	0
Name	Sensor Warning Temperature							
Reset	$55_{HEX}$ (85 C)							

## SENSOR WARNING TEMPERATURE HYSTERSIS

BIT	7	6	5	4	3	2	1	0
Name	Sensor Warning Temperature Hysteresis							
Reset	$50_{HEX}$ (80 C)							

The format of Temperature channel limit is 2'complement, bit 7 is sign bit, range is -128~127.

## 8.11 Fan Control Registers

All Fan Control/Status register are allocated in Bank 0 and Bank 2. Bank 0 resides common-used control/status registers, and Bank 2 inside has Smart Fan Control setups.

### 8.11.1 Fan Register Map

#### 8.11.1.1 Common Register Control/Status registers Block

All common Fan Control/Status registers are located in Bank 0.



MNEMONIC	REGISTER NAME	TYPE
Fan1CountH/L.   Fan12CountH/L.	<a href="#">Fan tachometer readout high/low Byte</a>	RO
Fan1LimitH/L.   Fan12LimitH/L.	<a href="#">Fan Count Limit high/low Byte</a>	RW
FanCtrl1. FanCtrl2.	<a href="#">Fan Output style Control</a>	RW
DefaultSpeed.	<a href="#">Default Fan Speed at power-on</a>	RW
Fan1Duty.   Fan8Duty.	<a href="#">Current Fan output Duty Cycle</a>	RW
PWM1Prescalar.   PWM8Prescalar.	<a href="#">Fan PWM output frequency pre-scalar</a>	RW

Here listed registers which can read out tachometer values, and their limit registers. All these registers are separated into 2 bytes. Reading tachometer count high byte will lock the corresponding low byte to ensure next reading on low byte will get consistent data with high byte.

Due to Fan input 6~12 are multifunction pins, **FanInControl** provides selection between FanIn functions or other functions.

Also here provides Fan Output style(DC/PWM), Duty cycle, and frequency controls.

#### 8.11.1.2 Smart Fan Setup/Status registers

Registers of SmartFan setup resides in Bank 0 and Bank 2. Most used step timing control and critical temperature setup are located in Bank 0, all others located in Bank 2.




MNEMONIC	REGISTER NAME	TYPE
UpTime.	<a href="#">SmartFan Fan Step Up Time</a>	RW
DownTime.	<a href="#">SmartFan Fan Step Down Time</a>	RW
CriticalTemp.	<a href="#">All Fan full speed temperature</a>	RW
TD1FanSelect. □ TR2FanSelect.	<a href="#">Temperature to Fan mapping relationships in SmartFan mode</a>	RW
FanCtrlMode.	<a href="#">SmartFan Control Mode Select</a>	RW
ToITD12. □ ToITR12.	<a href="#">Hysteresis tolerance of each temperature source</a>	RW
Fan1Nonstop. □ Fan8Nonstop.	<a href="#">Fan Output Nonstop Duty cycle</a>	RW
Fan1Start. □ Fan8Start.	<a href="#">Fan Output Start Duty Cycle</a>	RW
Fan1StopTime. □ Fan8StopTime.	<a href="#">Fan Stop Time from nonstop level to turn off.</a>	RW

Smart Fan Mode is activated on corresponding Fan once users define their relationship with temperature input in TempFanSelect. Under SmartFan Mode, user can select Thermal Cruise mode or Smart Fan II mode by assigning FanCtrlMode.

**TempFanSelect** enables users to arbitrarily define the Temperature-to-Fan relationship. For example, one can define Thermistor input 1 as chassis temperature sensor, and Temperature 1(Diode Input 1) as CPU sensor. User can do following manipulation to the Fan1(CPU Fan) and Fan2(System Fan). Assigning TD1FanSelect 03<sub>HEX</sub> and TR1FanSelect 02<sub>HEX</sub>, W83793G will associate the system Fan with CPU sensor and Chassis sensor, but CPU Fan only affects by CPU sensor. More descriptions can be found at the register definition section for this issue.


Under SmartFan Mode, a specific temperature will be defined in **CriticalTemp**, when any temperature input detected temperature higher than this will cause all fan to full speed simultaneously. Beside this, in normal use several control parameters can be defined in following graph.



#### 8.11.1.3 Thermal Cruise Mode Registers(Bank 2)

MNEMONIC	REGISTER NAME	TYPE
TD1Target. □	<a href="#">Target Temperature of Temperature inputs</a>	RW
TR2Target.		

Thermal Cruise mode is an algorithm to control Fan speed to keep the temperature source around the target temperature. If the temperature source detects temperatures higher or lower than target with **TolTemp** tolerance, Smart Fan Control will take actions to speed up or lower down the fan to keep the temperature within the tolerance range.




The concept is quite simple, when temperature is larger(not include equal) than **TargetTemp+TolTemp**, Fan will speed up; When temperature is less(not include equal) than **TargetTemp-TolTemp**, Fan will slow down; Otherwise, Fan keeps its current speed.

#### 8.11.1.4 Smart Fan II Control registers(Bank 2)

MNEMONIC	REGISTER NAME	TYPE
TD1Level01. □ TR2Level67.	<a href="#">Smart Fan II Fan Transition temperature levels</a>	RW
TD1FanLevel0. □ TR2FanLevel6.	<a href="#">Smart Fan II Fan Output Levels</a>	RW

Smart Fan II algorithm provides user a mechanism to setup Fan speed via Temperature level relationship. Each temperature source has a corresponding table, and totally six tables are used to control Temperature 1(D1) to Temperature 6 (R2).

A table is consisted of 7 temperature levels and 7 fan levels as following.



While Fan speed jump from one level to another level, there is a hysteresis mechanism to prevent fan from throttling. When speed jump high to another level, temperature need to at specified temperature level, but instead when speed is slow down, it must wait until temperature is lower than specified temperature level minus tolerance.



## 8.11.2 Fan Register Details

### 8.11.2.1 Fan Tachometer Readout high/low Byte Register(FanCountH/L)

The FanCountH/L maintains current count value of corresponding Fan inputs. When VSB 5V power on, it is cleared(00<sub>HEX</sub>). Effective width of FanCountH/L is 12-bits, FanCountH high nibble is not used.

Location :

**Fan1CountH** - Bank 0 Address 23<sub>HEX</sub>  
**Fan1CountL** – Bank 0 Address 24<sub>HEX</sub>  
**Fan2CountH** – Bank 0 Address 25<sub>HEX</sub>  
**Fan2CountL** – Bank 0 Address 26<sub>HEX</sub>  
**Fan3CountH** – Bank 0 Address 27<sub>HEX</sub>  
**Fan3CountL** – Bank 0 Address 28<sub>HEX</sub>  
**Fan4CountH** – Bank 0 Address 29<sub>HEX</sub>  
**Fan4CountL** – Bank 0 Address 2A<sub>HEX</sub>  
**Fan5CountH** – Bank 0 Address 2B<sub>HEX</sub>  
**Fan5CountL** – Bank 0 Address 2C<sub>HEX</sub>  
**Fan6CountH** – Bank 0 Address 2D<sub>HEX</sub>  
**Fan6CountL** – Bank 0 Address 2E<sub>HEX</sub>  
**Fan7CountH** – Bank 0 Address 2F<sub>HEX</sub>  
**Fan7CountL** – Bank 0 Address 30<sub>HEX</sub>  
**Fan8CountH** – Bank 0 Address 31<sub>HEX</sub>  
**Fan8CountL** – Bank 0 Address 32<sub>HEX</sub>  
**Fan9CountH** – Bank 0 Address 33<sub>HEX</sub>  
**Fan9CountL** – Bank 0 Address 34<sub>HEX</sub>  
**Fan10CountH** – Bank 0 Address 35<sub>HEX</sub>  
**Fan10CountL** – Bank 0 Address 36<sub>HEX</sub>  
**Fan11CountH** – Bank 0 Address 37<sub>HEX</sub>  
**Fan11CountL** – Bank 0 Address 38<sub>HEX</sub>  
**Fan12CountH** – Bank 0 Address 39<sub>HEX</sub>  
**Fan12CountL** – Bank 0 Address 3A<sub>HEX</sub>

Type : Read Only

Reset : VSB5V(Pin 7) Rising

FAN1COUNTH~FAN12COUNTH

BIT	7	6	5	4	3	2	1	0
Name	<b>FanCountH</b>							
Reset	00 <sub>HEX</sub>							



BIT	DESCRIPTION
7-0	<b>FanCountH</b> (Fan tachometer readout high byte). The count value high byte of FanIn signal period with 45KHz clock.

#### FAN1COUNTL~FAN12COUNTL

BIT	7	6	5	4	3	2	1	0
Name	<b>FanCountL</b>							
Reset	00 <sub>HEX</sub>							

BIT	DESCRIPTION
7-0	<b>FanCountL</b> (Fan tachometer readout low byte). The count value low byte of FanIn signal period with 45KHz clock.

#### FAN COUNT CALCULATION

Fan1CountL combined with Fan1CountH forms the 12-bit count value. If reading the Fan1CountH and Fan1CountL successively, W83793G will make these two count value consistent( i.e. The same counting). If user read them in reverse order or other read/write between them, it is possible that the high/low byte may come from different counting and leads to some abnormal reading. Same rules can be applied to other FanCounts.

Real RPM(Rotate Per Minute) calculations should follow the formula

$$FanSpeed(RPM) = \frac{1.35 \times 10^6}{(12 - bitCountValue) \times (FanPoles / 4)}$$

In this formula, *12-bitCountValue* represents the values stored in the FanCountH/L, and *FanPoles* stands for the number of NS poles pair inside the Fan, normally a N-S-N-S Fan(*FanPoles* = 4) will generate 2 pulses when complete one rotate.

Fan tachometer normal operating range is below 4.5KHz(if FanPoles=4, it means 135KRPM), nearly impossible but a Fan rotating faster than this will cause W83793G works abnormally.

#### 8.11.2.2 Fan Count Limit High/Low Byte(FanLimitH/L)

The **FanLimitH/L** setups the Limit range for Fan in count values, if counter counts value larger than these register indicates, W83793G will show alert in real-time status and may take further actions based on user setups. While reset it is set(FF<sub>HEX</sub>).

Location :

**Fan1LimitH** - Bank 0 Address 90<sub>HEX</sub>

**Fan1LimitL** – Bank 0 Address 91<sub>HEX</sub>

**Fan2LimitH** – Bank 0 Address 92<sub>HEX</sub>

**Fan2LimitL** – Bank 0 Address 93<sub>HEX</sub>

**Fan3LimitH** – Bank 0 Address 94<sub>HEX</sub>

**Fan3LimitL** – Bank 0 Address 95<sub>HEX</sub>



**Fan4LimitH** – Bank 0 Address 96<sub>HEX</sub>  
**Fan4LimitL** – Bank 0 Address 97<sub>HEX</sub>  
**Fan5LimitH** – Bank 0 Address 98<sub>HEX</sub>  
**Fan5LimitL** – Bank 0 Address 99<sub>HEX</sub>  
**Fan6LimitH** – Bank 0 Address 9A<sub>HEX</sub>  
**Fan6LimitL** – Bank 0 Address 9B<sub>HEX</sub>  
**Fan7LimitH** – Bank 0 Address 9C<sub>HEX</sub>  
**Fan7LimitL** – Bank 0 Address 9D<sub>HEX</sub>  
**Fan8LimitH** – Bank 0 Address 9E<sub>HEX</sub>  
**Fan8LimitL** – Bank 0 Address 9F<sub>HEX</sub>  
**Fan9LimitH** – Bank 0 Address A0<sub>HEX</sub>  
**Fan9LimitL** – Bank 0 Address A1<sub>HEX</sub>  
**Fan10LimitH** – Bank 0 Address A2<sub>HEX</sub>  
**Fan10LimitL** – Bank 0 Address A3<sub>HEX</sub>  
**Fan11LimitH** – Bank 0 Address A4<sub>HEX</sub>  
**Fan11LimitL** – Bank 0 Address A5<sub>HEX</sub>  
**Fan12LimitH** – Bank 0 Address A6<sub>HEX</sub>  
**Fan12LimitL** – Bank 0 Address A7<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising.

#### **FAN1LIMITH ~ FAN12LIMITH**

BIT	7	6	5	4	3	2	1	0
Name	<b>FanLimitH</b>							
Reset	FF <sub>HEX</sub>							

BIT	DESCRIPTION
7-0	<b>FanLimitH</b> (Fan tachometer limit high byte). The limitation of count value high byte of Fanln.

#### **FAN1LIMITL~FAN12LIMITL**

BIT	7	6	5	4	3	2	1	0
Name	<b>FanLimitL</b>							
Reset	FF <sub>HEX</sub>							



BIT	DESCRIPTION
7-0	<b>FanLimitL</b> (Fan tachometer readout limit low byte). The limitation count value low byte of FanIn.

#### 8.11.2.3 Fan Output Style Control (FanCtrl)

The FanCtrl1/2 decides the Fan output style. There are several output styles available in W83793G, which are OD mode(Open-Drain), OB mode(Output-Buffer), and DC mode(DAC output). Default all fans outputs are set to OD mode.

Location :

**FanCtrl1** - Bank 0 Address B0<sub>HEX</sub>

**FanCtrl2** – Bank 0 Address B1<sub>HEX</sub>

Type : Read / Write

Reset : . VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

FANCTRL1

BIT	7	6	5	4	3	2	1	0
Name	<b>F8OB</b>	<b>F7OB</b>	<b>F6OB</b>	<b>F5OB</b>	<b>F4OB</b>	<b>F3OB</b>	<b>F2OB</b>	<b>F1OB</b>
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>F8OB</b> (Fan output 8 Output Buffer Mode Control). 0: Depends on <b>F8DC</b> (CRB1.Bit7), if F8DC=1, Pin 11 output with DC mode. Otherwise output is configured with OD mode. 1: Depends on <b>F8DC</b> (CRB1.Bit7), if F8DC=1, Pin 11 output with DC mode. Otherwise output is configured with OB mode
6	<b>F7OB</b> (Fan output 7 Output Buffer Mode Control). 0: Depends on <b>F7DC</b> (CRB1.Bit6), if F7DC=1, Pin 54 output with DC mode. Otherwise output is configured with OD mode. 1: Depends on <b>F7DC</b> (CRB1.Bit6), if F7DC=1, Pin 54 output with DC mode. Otherwise output is configured with OB mode
5	<b>F6OB</b> (Fan output 6 Output Buffer Mode Control). 0: Depends on <b>F6DC</b> (CRB1.Bit5), if F6DC=1, Pin 52 output with DC mode. Otherwise output is configured with OD mode. 1: Depends on <b>F6DC</b> (CRB1.Bit5), if F6DC=1, Pin 52 output with DC mode. Otherwise output is configured with OB mode



Continued.

BIT	DESCRIPTION
4	<b>F5OB</b> (Fan output 5 Output Buffer Mode Control). 0: Depends on <b>F5DC</b> (CRB1.Bit4), if F5DC=1, Pin 50 output with DC mode. Otherwise output is configured with OD mode. 1: Depends on <b>F5DC</b> (CRB1.Bit4), if F5DC=1, Pin 50 output with DC mode. Otherwise output is configured with OB mode
3	<b>F4OB</b> (Fan output 4 Output Buffer Mode Control). 0: Depends on <b>F4DC</b> (CRB1.Bit3), if F4DC=1, Pin 49 output with DC mode. Otherwise output is configured with OD mode. 1: Depends on <b>F4DC</b> (CRB1.Bit3), if F4DC=1, Pin 49 output with DC mode. Otherwise output is configured with OB mode
2	<b>F3OB</b> (Fan output 3 Output Buffer Mode Control). 0: Depends on <b>F3DC</b> (CRB1.Bit2), if F3DC=1, Pin 46 output with DC mode. Otherwise output is configured with OD mode. 1: Depends on <b>F3DC</b> (CRB1.Bit2), if F3DC=1, Pin 46 output with DC mode. Otherwise output is configured with OB mode
1	<b>F2OB</b> (Fan output 2 Output Buffer Mode Control). 0: Depends on <b>F2DC</b> (CRB1.Bit1), if F2DC=1, Pin 44 output with DC mode. Otherwise output is configured with OD mode. 1: Depends on <b>F2DC</b> (CRB1.Bit1), if F2DC=1, Pin 44 output with DC mode. Otherwise output is configured with OB mode
0	<b>F1OB</b> (Fan output 1 Output Buffer Mode Control). 0: Depends on <b>F1DC</b> (CRB1.Bit0), if F1DC=1, Pin 42 output with DC mode. Otherwise output is configured with OD mode. 1: Depends on <b>F1DC</b> (CRB1.Bit0), if F1DC=1, Pin 42 output with DC mode. Otherwise output is configured with OB mode

#### FANCTRL2

BIT	7	6	5	4	3	2	1	0
Name	F8DC	F7DC	F6DC	F5DC	F4DC	F3DC	F2DC	F1DC
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>F8DC</b> (Fan output 8 Direct Current Mode Control). 0: OD or OB mode on Pin 11. Depend on <b>F8OB</b> (CRB0.Bit7) 1: Pin 11 set as DC mode.



Continued.

BIT	DESCRIPTION
6	<b>F7DC</b> (Fan output 7 Direct Current Mode Control). 0: OD or OB mode on Pin 54. Depend on <b>F7OB</b> (CRB0.Bit6) 1: Pin 54 set as DC mode.
5	<b>F6DC</b> (Fan output 6 Direct Current Mode Control). 0: OD or OB mode on Pin 52. Depend on <b>F6OB</b> (CRB0.Bit5) 1: Pin 52 set as DC mode.
4	<b>F5DC</b> (Fan output 5 Direct Current Mode Control). 0: OD or OB mode on Pin 50. Depend on <b>F5OB</b> (CRB0.Bit4) 1: Pin 50 set as DC mode.
3	<b>F4DC</b> (Fan output 4 Direct Current Mode Control). 0: OD or OB mode on Pin 49. Depend on <b>F4OB</b> (CRB0.Bit3) 1: Pin 49 set as DC mode.
2	<b>F3DC</b> (Fan output 3 Direct Current Mode Control). 0: OD or OB mode on Pin 46. Depend on <b>F3OB</b> (CRB0.Bit2) 1: Pin 46 set as DC mode.
1	<b>F2DC</b> (Fan output 2 Direct Current Mode Control). 0: OD or OB mode on Pin 44. Depend on <b>F2OB</b> (CRB0.Bit1) 1: Pin 44 set as DC mode.
0	<b>F1DC</b> (Fan output 1 Direct Current Mode Control). 0: OD or OB mode on Pin 42. Depend on <b>F1OB</b> (CRB0.Bit0) 1: Pin 42 set as DC mode.

#### 8.11.2.4 Default Fan Speed at Power-on (**DefaultSpeed**)

**DefaultSpeed** set the initial speed of every fan. When system is turned on, all Fans output will be set a default Duty as this register content. This register's reset is specially design to be reset by VSB only, so at second system power on, the system will use the lastest setup speed to turn on all Fans.

Location : **DefaultSpeed** - Bank 0 Address B2<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising.



## DefaultSpeed

BIT	7	6	5	4	3	2	1	0
Name	Reserved		DefaultSpeed					
Reset	0	0	30 <sub>HEX</sub>					

BIT	DESCRIPTION
7-6	Reserved.
5-0	<b>DefaultSpeed</b> (Default Fan Speed at Power-on). Specifies The Fan Duty at next power on.

**8.11.2.5 Current Fan Output Duty Cycle (FanDuty)**

FanDuty reflects the current output duty cycle. In manual mode it also can be set user desired duty cycles. But in Smart Fan mode, it is read-only.

Location :

**Fan1Duty** - Bank 0 Address B3<sub>HEX</sub>

**Fan2Duty** - Bank 0 Address B4<sub>HEX</sub>

**Fan3Duty** - Bank 0 Address B5<sub>HEX</sub>

**Fan4Duty** - Bank 0 Address B6<sub>HEX</sub>

**Fan5Duty** - Bank 0 Address B7<sub>HEX</sub>

**Fan6Duty** - Bank 0 Address B8<sub>HEX</sub>

**Fan7Duty** - Bank 0 Address B9<sub>HEX</sub>

**Fan8Duty** - Bank 0 Address BA<sub>HEX</sub>

Type : Read / Write(Only in Manual Mode, make sure 5VDD and Pin 1 CLK is ready)

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**FAN1DUTY ~ FAN8DUTY**

BIT	7	6	5	4	3	2	1	0
Name	Reserved		FanDuty					
Reset	0	0	Depend on <a href="#">DefaultSpeed</a> .					

BIT	DESCRIPTION
7-6	Reserved.
5-0	<b>FanDuty</b> (Current Fan output Duty Cycle). Specifies the current Fan output duty cycle. While VDD5V is low, this register is forcing to be zero by hardware.



FanDuty also has a special characteristic; it's called sequential power-on. This function is used to avoid system current over-load while system power-on and all fans start to spin. W83793G will turn on each fan in sequence and it take 0.1sec to power on all fans.(12.5ms intervals for 8 Fans)

#### 8.11.2.6 Fan PWM Output Frequency Prescalar (PWMPrescalar)

PWMPrescalar controls the output frequency in PWM mode. Here a large range of clock can be selected to fit customer needs. Default output frequency is 25KHz.

Location :

**PWM1Prescalar** - Bank 0 Address BB<sub>HEX</sub>

**PWM2Prescalar** - Bank 0 Address BC<sub>HEX</sub>

**PWM3Prescalar** - Bank 0 Address BD<sub>HEX</sub>

**PWM4Prescalar** - Bank 0 Address BE<sub>HEX</sub>

**PWM5Prescalar** - Bank 0 Address BF<sub>HEX</sub>

**PWM6Prescalar** - Bank 0 Address C0<sub>HEX</sub>

**PWM7Prescalar** - Bank 0 Address C1<sub>HEX</sub>

**PWM8Prescalar** - Bank 0 Address C2<sub>HEX</sub>

Type : Read / Write(Only in Manual Mode)

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**PWM1PRESCALAR ~ PWM8PRESCALAR**

BIT	7	6	5	4	3	2	1	0
Name	CKSEL	Divisor						
Reset	1	09 <sub>HEX</sub>						

BIT	DESCRIPTION
7	<b>CKSEL</b> (clock source select). 0: 512Hz. 1: 250KHz.
6-0	<b>Divisor</b> (Clock Divisor). Clock frequency Divisor.

The clock source selected by CKSEL will be divided by Divisor and used as a Fan PWM output frequency. There are 2 cases of Divisor depends on CKSEL.

If CKSEL equals 1, then output clock is simply equals to 250/(Divisor+1) KHz.

If CKSEL equals 0, output clock is 512Hz/MappedDivisor. MappedDivisor depends on Divisor[3:0] and looks like below table.

DIVISOR[3:0]	MAPPED DIVISOR	OUTPUT FREQUENCY	DIVISOR[3:0]	MAPPED DIVISOR	OUTPUT FREQUENCY
0000	1	512Hz	1000	12	43Hz
0001	2	256Hz	1001	16	32Hz
0010	3	171Hz	1010	32	16Hz
0011	4	128Hz	1011	64	8Hz
0100	5	102Hz	1100	128	4Hz
0101	6	85Hz	1101	256	2Hz
0110	7	73Hz	1110	512	1Hz
0111	8	64Hz	1111	1024	0.5Hz

#### 8.11.2.7 SmartFan Output Step Up Time (UpTime)

UpTime regulates the time interval of fastest Fan speed up a unit. Default setting is 0.6sec.

Location : **UpTime** - Bank 0 Address C3<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

#### UPTIME

BIT	7	6	5	4	3	2	1	0
Name	UpTime							
Reset	06 <sub>HEX</sub>							

BIT	DESCRIPTION
7-0	<b>UpTime</b> (SmartFan Step Up Time). Unit in 0.1sec. Programmed as the interval of continuous Fan ramping up.

SmartFan mostly control fans smoothly, which means it seldom suddenly add a large duty to fan or decrease a large duty. Instead, most often it increase/decrease duty by 1 LSB one time. The Up Time / Down Time register defines the time interval between successively increase/decrease duty. If this value set too small, Fan will have no time to reflect the speed after tuning the duty and sometimes may cause Fan speed unstable; on the other hand, if set Up Time / Down Time too large, Fan may not act fast enough to dissipate the heat. This register should never set to 0, otherwise will cause Fan Duty abnormal.

Only in these cases, fan will suddenly jump large duty.

→VDD Power – on/off



- Critical Temperature reached
- Fan Turn off state to Start
- Fan at NonStop Level to turn off state

#### 8.11.2.8 SmartFan Output Step Down Time (DownTime)

Down Time regulates the time interval of fastest Fan speed lowered a unit. Default setting is 0.6sec.

Location : **DownTime** - Bank 0 Address C4<sub>HEX</sub>Type : Read / Write

Reset : VSB5V(Pin 7) Rising,  
Init Reset(CR40.Bit7) is set,  
VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,  
SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

##### DOWNTIME

BIT	7	6	5	4	3	2	1	0
Name	<b>DownTime</b>							
Reset	06 <sub>HEX</sub>							

BIT	DESCRIPTION
7-0	<b>DownTime</b> (SmartFan Step Down Time). Unit in 0.1sec. Programmed as the interval of continuous Fan ramping Down.

This register should never set to 0, otherwise will cause Fan Duty abnormal.

#### 8.11.2.9 All Fan Full Speed Temperature (CriticalTemp)

**CriticalTemp** defines a system critical temperature while exceeding this temperature may lead to system damage or crash. When W83793G detects any temperature input exceeding **CriticalTemp**, it will speed all Fans and try to lowering the temperature.

Location :

**CriticalTemp** - Bank 0 Address C5<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,  
Init Reset(CR40.Bit7) is set,  
VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,  
SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

##### UPTIME

BIT	7	6	5	4	3	2	1	0	
Name	Reserved	<b>CriticalTemp</b>							
Reset	0	50 <sub>HEX</sub>							

BIT	DESCRIPTION
7	Reserved.
6-0	<b>CriticalTemp</b> (All Fan Full Speed Temperature).

#### 8.11.2.10 Temperature to Fan mapping relationships Register (**TempFanSelect**)

The **TempFanSelect** is responsible for dealing with the relationship between Fan and Temperature source. While reset it is cleared(00<sub>HEX</sub>).

Location :

**TD1FanSelect** - Bank 2 Address 01<sub>HEX</sub>

**TD2FanSelect** - Bank 2 Address 02<sub>HEX</sub>

**TD3FanSelect** - Bank 2 Address 03<sub>HEX</sub>

**TD4FanSelect** - Bank 2 Address 04<sub>HEX</sub>

**TR1FanSelect** - Bank 2 Address 05<sub>HEX</sub>

**TR2FanSelect** - Bank 2 Address 06<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**TD1FANSELECT ~ TR2FANSELECT**


BIT	7	6	5	4	3	2	1	0
Name	<b>Fan8</b>	<b>Fan7</b>	<b>Fan6</b>	<b>Fan5</b>	<b>Fan4</b>	<b>Fan3</b>	<b>Fan2</b>	<b>Fan1</b>
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>Fan8</b> (Enable Fan8 Smart Fan). 0: Fan8 has no relation with this temperature source. 1: Applies SmartFan control on Fan8 and this temperature.
6	<b>Fan7</b> (Enable Fan7 Smart Fan). 0: Fan7 has no relation with this temperature source. 1: Applies SmartFan control on Fan7 and this temperature.
5	<b>Fan6</b> (Enable Fan6 Smart Fan). 0: Fan6 has no relation with this temperature source. 1: Applies SmartFan control on Fan6 and this temperature.


Continued.

BIT	DESCRIPTION
4	<b>Fan5</b> (Enable Fan5 Smart Fan). 0: Fan5 has no relation with this temperature source. 1: Applies SmartFan control on Fan5 and this temperature.
3	<b>Fan4</b> (Enable Fan4 Smart Fan). 0: Fan4 has no relation with this temperature source. 1: Applies SmartFan control on Fan4 and this temperature.
2	<b>Fan3</b> (Enable Fan3 Smart Fan). 0: Fan3 has no relation with this temperature source. 1: Applies SmartFan control on Fan3 and this temperature.
1	<b>Fan2</b> (Enable Fan2 Smart Fan). 0: Fan2 has no relation with this temperature source. 1: Applies SmartFan control on Fan2 and this temperature.
0	<b>Fan1</b> (Enable Fan1 Smart Fan). 0: Fan1 has no relation with this temperature source. 1: Applies SmartFan control on Fan1 and this temperature.

Here using an example to explain the concept of **TempFanSelect** Mapping. Considering this case, **TD1FanSelect** is set to 86<sub>HEX</sub>, **TD2FanSelect** is set to 52<sub>HEX</sub>, **TD3FanSelect** is set 20<sub>HEX</sub>, and other 3 left unset.




We can split the six registers bit by bit as above figure, and give it a rotation, this help us to understand the relationship from the point of fan easier. For Fan1 and Fan4 row, all temperature is deasserted, that means Fan1/Fan4 does not have any relationship with temperature, thus they are in manual mode under this setting. For Fan2, it is clear that it has relation with temperature 1 and 2, so it will activate SmartFan control with temperature 1/2 as its input.



The right graph give a picture of how the mapping relationship is made by this setting.

In this example, Fan2 retrieves information from Temperature 1 and Temperature 2, and decide the next duty cycle applied to Fan2. But how did it decide to speed up/slow down fan? Basically, W83793G sorting the information comes from each temperature sensor and SmartFan Controls. After sorting the information, W83793G will get something like, TD1 need to speed up fan, and TD2 does not need so fast Fan speed; or TD1 would no more need fast fan, and TD2 hopes to keep current fan speed. And after that, the algorithm will make a decision to control fan by a very simple rule, which can expressed very simply in the following.



If TD1 say, "I need faster fan", and TD2 says, "No fast fan needed". W83793G will take request of TD1 and start to speed up Fan. In short, W83793G always prefers to pick the most critical request and applies it to the related Fan.



#### 8.11.2.11 SmartFan Control Mode Select Register (FanCtrlMode)

There are two SmartFan modes supported with W83793G once SmartFan function enabled (Please refer [TempFanSelect](#) to enable SmartFan Function), they are Thermal Cruise mode and SmartFan II mode. While reset it is cleared (00<sub>HEX</sub>), SmartFan II mode.

Location : **FanCtrlMode** - Bank 2 Address 07<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,  
           Init Reset(CR40.Bit7) is set,  
           VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,  
           SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**FANCTRLMODE**

BIT	7	6	5	4	3	2	1	0
Name	<b>Reserved</b>		<b>TR2_MD</b>	<b>TR1_MD</b>	<b>TD4_MD</b>	<b>TD3_MD</b>	<b>TD2_MD</b>	<b>TD1_MD</b>
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-6	Reserved.
5	<b>TR2_MD</b> (Thermistor 2 SmartFan Control Mode) 0: SmartFan II mode. 1: Thermal Cruise mode.
4	<b>TR1_MD</b> (Thermistor 1 SmartFan Control Mode) 0: SmartFan II mode. 1: Thermal Cruise mode.
3	<b>TD4_MD</b> (Thermal Diode 4 SmartFan Control Mode) 0: SmartFan II mode. 1: Thermal Cruise mode.
2	<b>TD3_MD</b> (Thermal Diode 3 SmartFan Control Mode) 0: SmartFan II mode. 1: Thermal Cruise mode.
1	<b>TD2_MD</b> (Thermal Diode 2 SmartFan Control Mode) 0: SmartFan II mode. 1: Thermal Cruise mode.
0	<b>TD1_MD</b> (Thermal Diode 1 SmartFan Control Mode) 0: SmartFan II mode. 1: Thermal Cruise mode.

#### 8.11.2.12 Hysteresis Tolerance of Temperature Register(ToITemp)

In SmartFan mode, to avoid temperature unstable causing fan throttling, W83793G uses a hysteresis temperature to separate the speed up/slow down temperature point. While reset it is set to 2°C(22<sub>HEX</sub>).

Location :



**ToITD12** - Bank 2 Address 08<sub>HEX</sub>

**ToITD34** - Bank 2 Address 09<sub>HEX</sub>

**ToITR12** - Bank 2 Address 0A<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

### TOLTD12

BIT	7	6	5	4	3	2	1	0
Name	ToITD2				ToITD1			
Reset	2 <sub>HEX</sub>				2 <sub>HEX</sub>			

BIT	DESCRIPTION							
7-4	<b>ToITD2</b> (TD 2 Tolerance Range). Unit in °C.							
3-0	<b>ToITD1</b> (TD 1 Tolerance Range). Unit in °C.							

### TOLTD34

BIT	7	6	5	4	3	2	1	0
Name	ToITD4				ToITD3			
Reset	2 <sub>HEX</sub>				2 <sub>HEX</sub>			

BIT	DESCRIPTION							
7-4	<b>ToITD4</b> (TD 4 Tolerance Range). Unit in °C.							
3-0	<b>ToITD3</b> (TD 3 Tolerance Range). Unit in °C.							

### TOLTR12

BIT	7	6	5	4	3	2	1	0
Name	ToITR2				ToITR1			
Reset	2 <sub>HEX</sub>				2 <sub>HEX</sub>			

BIT	DESCRIPTION							
7-4	<b>ToITR2</b> (TR2 Tolerance Range). Unit in °C.							
3-0	<b>ToITR1</b> (TR1 Tolerance Range). Unit in °C.							



#### 8.11.2.13 Fan Output Nonstop Duty Cycle Register(FanNonStop)

Due to bring a fan from stop to work might take some time. The design of FanNonStop is hope to have a minimum duty cycle to keep the fan rotating when system does not require fan help getting ride of heat but still want to keep the fast response time to speed up fan. (Reference to [Graph](#))

Location :

**Fan1NonStop** - Bank 2 Address 18<sub>HEX</sub>

**Fan2NonStop** - Bank 2 Address 19<sub>HEX</sub>

**Fan3NonStop** - Bank 2 Address 1A<sub>HEX</sub>

**Fan4NonStop** - Bank 2 Address 1B<sub>HEX</sub>

**Fan5NonStop** - Bank 2 Address 1C<sub>HEX</sub>

**Fan6NonStop** - Bank 2 Address 1D<sub>HEX</sub>

**Fan7NonStop** - Bank 2 Address 1E<sub>HEX</sub>

**Fan8NonStop** - Bank 2 Address 1F<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**FANNONSTOP**

BIT	7	6	5	4	3	2	1	0
Name	<b>Reserved</b>							<b>FanNonStop</b>
Reset	0							4 <sub>HEX</sub>

BIT	DESCRIPTION
7-6	Reserved.
5-0	<b>FanNonStop</b> (Fan Output NonStop Duty Cycle).

#### 8.11.2.14 Fan Output Start Duty Cycle Register(FanStart)

From still to rotate, Fan usually needs a higher duty cycle to generate enough torque to conquer the restriction force. Thus W83793G include a FanStart to bring the Fan live with the duty specified. (Reference to [Graph](#))

Location :

**Fan1Start** - Bank 2 Address 20<sub>HEX</sub>

**Fan2Start** - Bank 2 Address 21<sub>HEX</sub>

**Fan3Start** - Bank 2 Address 22<sub>HEX</sub>

**Fan4Start** - Bank 2 Address 23<sub>HEX</sub>



**Fan5Start** - Bank 2 Address 24<sub>HEX</sub>

**Fan6Start** - Bank 2 Address 25<sub>HEX</sub>

**Fan7Start** - Bank 2 Address 26<sub>HEX</sub>

**Fan8Start** - Bank 2 Address 27<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,  
Init Reset(CR40.Bit7) is set,  
VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,  
SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

#### FANSTART

BIT	7	6	5	4	3	2	1	0
Name	Reserved		FanStart					
Reset	0		8 <sub>HEX</sub>					

BIT	DESCRIPTION
7-6	Reserved.
5-0	<b>FanStart</b> (Fan Output Start Duty Cycle).

#### 8.11.2.15 Fan Output Stop Time Register(FanStopTime)

A time interval is specified to tell W83793G when to turn off fan if SmartFan continuously request to slower down Fan, but fan already reached the **NonStop** Level. Default is 10 sec. (Reference to [Graph](#))

Location :

**Fan1StopTime** - Bank 2 Address 28<sub>HEX</sub>

**Fan2StopTime** - Bank 2 Address 29<sub>HEX</sub>

**Fan3StopTime** - Bank 2 Address 2A<sub>HEX</sub>

**Fan4StopTime** - Bank 2 Address 2B<sub>HEX</sub>

**Fan5StopTime** - Bank 2 Address 2C<sub>HEX</sub>

**Fan6StopTime** - Bank 2 Address 2D<sub>HEX</sub>

**Fan7StopTime** - Bank 2 Address 2E<sub>HEX</sub>

**Fan8StopTime** - Bank 2 Address 2F<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,  
Init Reset(CR40.Bit7) is set,  
VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,  
SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**FANSTOPTIME**

BIT	7	6	5	4	3	2	1	0
Name	<b>FanStopTime</b>							
Reset	64 <sub>HEX</sub>							

BIT	DESCRIPTION
7-0	<b>FanStopTime</b> (Fan Stop time from Nonstop level to turn off). Unit in 0.1sec. Ranged from 0.1sec to 25.5sec. If set to 0, Fan will never stop.

**8.11.2.16 Target Temperature of Temperature Inputs Register(TempTarget)**

In Thermal Cruise mode, a target temperature is needed to be defined for each temperature source. W83793G will try to tune fan speed to keep the temperature of target device around the target temperature. Default target temperature for diode sensors is 40°C, and 32°C for thermistor sensors.

Location :

**TD1Target** - Bank 2 Address 10<sub>HEX</sub>

**TD2Target** - Bank 2 Address 11<sub>HEX</sub>

**TD3Target** - Bank 2 Address 12<sub>HEX</sub>

**TD4Target** - Bank 2 Address 13<sub>HEX</sub>

**TR1Target** - Bank 2 Address 14<sub>HEX</sub>

**TR2Target** - Bank 2 Address 15<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

**TD1TARGET ~ TD4TARGET**

BIT	7	6	5	4	3	2	1	0	
Name	<b>Reserved</b>	<b>TempTarget</b>							
Reset	0	28 <sub>HEX</sub>							



BIT	DESCRIPTION
7	Reserved.
6-0	<b>TempTarget.</b> (Diode Temperature sensor target temperature). Unit in °C

TR1TARGET ~ TR2TARGET

BIT	7	6	5	4	3	2	1	0
Name	Reserved	<b>TempTarget</b>						
Reset	0	20 <sub>HEX</sub>						

BIT	DESCRIPTION
7	Reserved.
6-0	<b>TempTarget.</b> (Thermistor Temperature sensor target temperature). Unit in °C

See also : [TolTemp](#), [FanCtrlMode](#), [Thermal Cruise mode](#).

#### 8.11.2.17 Smart Fan II Fan Transition Temperature Level Registers (**TempLevel**)

SmartFan II, an algorithm providing a table mapping mechanism to translate temperature information into output Fan duties. The mapping table need user to provide 2 domains for the translation, those are at certain temperature mapping to certain duty. **TempLevel**(Temperature) and **TempFanLevel**(Duty Cycle) are used to define the table. There totally are six tables reside in W83793G, one table per temperature channel; 7 entries per table. Therefore here **TempLevel** will have 42 registers, and another 42 registers for **TempFanLevel** in this and next section.

Location :

**TD1Level01** - Bank 2 Address 30<sub>HEX</sub>

**TD1Level12** - Bank 2 Address 31<sub>HEX</sub>

**TD1Level23** - Bank 2 Address 32<sub>HEX</sub>

**TD1Level34** - Bank 2 Address 33<sub>HEX</sub>

**TD1Level45** - Bank 2 Address 34<sub>HEX</sub>

**TD1Level56** - Bank 2 Address 35<sub>HEX</sub>

**TD1Level67** - Bank 2 Address 36<sub>HEX</sub>

**TD2Level01** - Bank 2 Address 40<sub>HEX</sub>

**TD2Level12** - Bank 2 Address 41<sub>HEX</sub>

**TD2Level23** - Bank 2 Address 42<sub>HEX</sub>

**TD2Level34** - Bank 2 Address 43<sub>HEX</sub>

**TD2Level45** - Bank 2 Address 44<sub>HEX</sub>



**TD2Level56** - Bank 2 Address 45<sub>HEX</sub>  
**TD2Level67** - Bank 2 Address 46<sub>HEX</sub>  
**TD3Level01** - Bank 2 Address 50<sub>HEX</sub>  
**TD3Level12** - Bank 2 Address 51<sub>HEX</sub>  
**TD3Level23** - Bank 2 Address 52<sub>HEX</sub>  
**TD3Level34** - Bank 2 Address 53<sub>HEX</sub>  
**TD3Level45** - Bank 2 Address 54<sub>HEX</sub>  
**TD3Level56** - Bank 2 Address 55<sub>HEX</sub>  
**TD3Level67** - Bank 2 Address 56<sub>HEX</sub>  
**TD4Level01** - Bank 2 Address 60<sub>HEX</sub>  
**TD4Level12** - Bank 2 Address 61<sub>HEX</sub>  
**TD4Level23** - Bank 2 Address 62<sub>HEX</sub>  
**TD4Level34** - Bank 2 Address 63<sub>HEX</sub>  
**TD4Level45** - Bank 2 Address 64<sub>HEX</sub>  
**TD4Level56** - Bank 2 Address 65<sub>HEX</sub>  
**TD4Level67** - Bank 2 Address 66<sub>HEX</sub>  
**TR1Level01** - Bank 2 Address 70<sub>HEX</sub>  
**TR1Level12** - Bank 2 Address 71<sub>HEX</sub>  
**TR1Level23** - Bank 2 Address 72<sub>HEX</sub>  
**TR1Level34** - Bank 2 Address 73<sub>HEX</sub>  
**TR1Level45** - Bank 2 Address 74<sub>HEX</sub>  
**TR1Level56** - Bank 2 Address 75<sub>HEX</sub>  
**TR1Level67** - Bank 2 Address 76<sub>HEX</sub>  
**TR2Level01** - Bank 2 Address 80<sub>HEX</sub>  
**TR2Level12** - Bank 2 Address 81<sub>HEX</sub>  
**TR2Level23** - Bank 2 Address 82<sub>HEX</sub>  
**TR2Level34** - Bank 2 Address 83<sub>HEX</sub>  
**TR2Level45** - Bank 2 Address 84<sub>HEX</sub>  
**TR2Level56** - Bank 2 Address 85<sub>HEX</sub>  
**TR2Level67** - Bank 2 Address 86<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,  
Init Reset(CR40.Bit7) is set,  
VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,  
SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.



## TD1LEVEL01 ~ TR2LEVEL01

BIT	7	6	5	4	3	2	1	0
Name	Reserved	TempLevel01						
Reset	0	1E <sub>HEX</sub>						

BIT	DESCRIPTION
7	Reserved.
6-0	<b>TempLevel01.</b> (Temperature Level between TempFanLevel0 and TempFanLevel1). Unit in °C

## TD1LEVEL12 ~ TR2LEVEL12

BIT	7	6	5	4	3	2	1	0
Name	Reserved	TempLevel12						
Reset	0	23 <sub>HEX</sub>						

BIT	DESCRIPTION
7	Reserved.
6-0	<b>TempLevel12.</b> (Temperature Level between TempFanLevel1 and TempFanLevel2). Unit in °C

## TD1LEVEL23 ~ TR2LEVEL23

BIT	7	6	5	4	3	2	1	0
Name	Reserved	TempLevel23						
Reset	0	28 <sub>HEX</sub>						

BIT	DESCRIPTION
7	Reserved.
6-0	<b>TempLevel23.</b> (Temperature Level between TempFanLevel2 and TempFanLevel3). Unit in °C

## TD1LEVEL34 ~ TR2LEVEL34

BIT	7	6	5	4	3	2	1	0
Name	Reserved	TempLevel34						
Reset	0	2D <sub>HEX</sub>						



BIT	DESCRIPTION
7	Reserved.
6-0	<b>TempLevel34.</b> (Temperature Level between TempFanLevel3 and TempFanLevel4). Unit in °C

**TD1LEVEL45 ~ TR2LEVEL45**

BIT	7	6	5	4	3	2	1	0
Name	Reserved							<b>TempLevel45</b>
Reset	0							32 <sub>HEX</sub>

BIT	DESCRIPTION
7	Reserved.
6-0	<b>TempLevel45.</b> (Temperature Level between TempFanLevel4 and TempFanLevel5). Unit in °C

**TD1LEVEL56 ~ TR2LEVEL56**

BIT	7	6	5	4	3	2	1	0
Name	Reserved							<b>TempLevel56</b>
Reset	0							37 <sub>HEX</sub>

BIT	DESCRIPTION
7	Reserved.
6-0	<b>TempLevel56.</b> (Temperature Level between TempFanLevel5 and TempFanLevel6). Unit in °C

**TD1LEVEL67 ~ TR2LEVEL67**

BIT	7	6	5	4	3	2	1	0
Name	Reserved							<b>TempLevel67</b>
Reset	0							3C <sub>HEX</sub>

BIT	DESCRIPTION
7	Reserved.
6-0	<b>TempLevel67</b> . (Temperature Level between TempFanLevel6 and TempFanLevel7). Unit in °C

See also : [ToITemp](#), [FanCtrlMode](#), [Smart Fan II mode](#).

#### 8.11.2.18 Smart Fan II Fan Output Levels Registers (TempFanLevel)

Previous section describes one temperature axis of Smart Fan II Table, here introduced Fan Duty axis for the table, **TempFanLevel** registers.

Location :

**TD1FanLevel0** - Bank 2 Address 38<sub>HEX</sub>  
**TD1FanLevel1** - Bank 2 Address 39<sub>HEX</sub>  
**TD1FanLevel2** - Bank 2 Address 3A<sub>HEX</sub>  
**TD1FanLevel3** - Bank 2 Address 3B<sub>HEX</sub>  
**TD1FanLevel4** - Bank 2 Address 3C<sub>HEX</sub>  
**TD1FanLevel5** - Bank 2 Address 3D<sub>HEX</sub>  
**TD1FanLevel6** - Bank 2 Address 3E<sub>HEX</sub>  
**TD2FanLevel0** - Bank 2 Address 48<sub>HEX</sub>  
**TD2FanLevel1** - Bank 2 Address 49<sub>HEX</sub>  
**TD2FanLevel2** - Bank 2 Address 4A<sub>HEX</sub>  
**TD2FanLevel3** - Bank 2 Address 4B<sub>HEX</sub>  
**TD2FanLevel4** - Bank 2 Address 4C<sub>HEX</sub>  
**TD2FanLevel5** - Bank 2 Address 4D<sub>HEX</sub>  
**TD2FanLevel6** - Bank 2 Address 4E<sub>HEX</sub>  
**TD3FanLevel0** - Bank 2 Address 58<sub>HEX</sub>  
**TD3FanLevel1** - Bank 2 Address 59<sub>HEX</sub>  
**TD3FanLevel2** - Bank 2 Address 5A<sub>HEX</sub>  
**TD3FanLevel3** - Bank 2 Address 5B<sub>HEX</sub>  
**TD3FanLevel4** - Bank 2 Address 5C<sub>HEX</sub>  
**TD3FanLevel5** - Bank 2 Address 5D<sub>HEX</sub>  
**TD3FanLevel6** - Bank 2 Address 5E<sub>HEX</sub>  
**TD4FanLevel0** - Bank 2 Address 68<sub>HEX</sub>  
**TD4FanLevel1** - Bank 2 Address 69<sub>HEX</sub>  
**TD4FanLevel2** - Bank 2 Address 6A<sub>HEX</sub>  
**TD4FanLevel3** - Bank 2 Address 6B<sub>HEX</sub>



**TD4FanLevel4** - Bank 2 Address 6C<sub>HEX</sub>

**TD4FanLevel5** - Bank 2 Address 6D<sub>HEX</sub>

**TD4FanLevel6** - Bank 2 Address 6E<sub>HEX</sub>

**TR1FanLevel0** - Bank 2 Address 78<sub>HEX</sub>

**TR1FanLevel1** - Bank 2 Address 79<sub>HEX</sub>

**TR1FanLevel2** - Bank 2 Address 7A<sub>HEX</sub>

**TR1FanLevel3** - Bank 2 Address 7B<sub>HEX</sub>

**TR1FanLevel4** - Bank 2 Address 7C<sub>HEX</sub>

**TR1FanLevel5** - Bank 2 Address 7D<sub>HEX</sub>

**TR1FanLevel6** - Bank 2 Address 7E<sub>HEX</sub>

**TR2FanLevel0** - Bank 2 Address 88<sub>HEX</sub>

**TR2FanLevel1** - Bank 2 Address 89<sub>HEX</sub>

**TR2FanLevel2** - Bank 2 Address 8A<sub>HEX</sub>

**TR2FanLevel3** - Bank 2 Address 8B<sub>HEX</sub>

**TR2FanLevel4** - Bank 2 Address 8C<sub>HEX</sub>

**TR2FanLevel5** - Bank 2 Address 8D<sub>HEX</sub>

**TR2FanLevel6** - Bank 2 Address 8E<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

Init Reset(CR40.Bit7) is set,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set,

SYSRSTIN\_N(Pin 15) Falling @ SYSRST\_MD(CR40.Bit5) set.

#### TD1FANLEVEL0 ~ TR2FANLEVEL0

BIT	7	6	5	4	3	2	1	0
Name	<b>Reserved</b>							
Reset	0							
	08 <sub>HEX</sub>							

BIT	DESCRIPTION
7-6	Reserved.
5-0	<b>TempFanLevel0</b> . (Fan Output Level 0).



### TD1FANLEVEL1 ~ TR2FANLEVEL1

BIT	7	6	5	4	3	2	1	0	
Name	Reserved		TempFanLevel1						
Reset	0		0C <sub>HEX</sub>						

BIT	DESCRIPTION							
7-6	Reserved.							
5-0	<b>TempFanLevel1.</b> (Fan Output Level 1).							

### TD1FANLEVEL2 ~ TR2FANLEVEL2

BIT	7	6	5	4	3	2	1	0	
Name	Reserved		TempFanLevel2						
Reset	0		10 <sub>HEX</sub>						

BIT	DESCRIPTION							
7-6	Reserved.							
5-0	<b>TempFanLevel2.</b> (Fan Output Level 2).							

### TD1FANLEVEL3 ~ TR2FANLEVEL3

BIT	7	6	5	4	3	2	1	0	
Name	Reserved		TempFanLevel3						
Reset	0		18 <sub>HEX</sub>						

BIT	DESCRIPTION							
7-6	Reserved.							
5-0	<b>TempFanLevel3.</b> (Fan Output Level 3).							

### TD1FANLEVEL4 ~ TR2FANLEVEL4

BIT	7	6	5	4	3	2	1	0	
Name	Reserved		TempFanLevel4						
Reset	0		20 <sub>HEX</sub>						

BIT	DESCRIPTION
7-6	Reserved.
5-0	<b>TempFanLevel4.</b> (Fan Output Level 4).

TD1FANLEVEL5 ~ TR2FANLEVEL5

BIT	7	6	5	4	3	2	1	0
Name	Reserved							<b>TempFanLevel5</b>
Reset	0							30 <sub>HEX</sub>

BIT	DESCRIPTION
7-6	Reserved.
5-0	<b>TempFanLevel5.</b> (Fan Output Level 5).

TD1FANLEVEL6 ~ TR2FANLEVEL6

BIT	7	6	5	4	3	2	1	0
Name	Reserved							<b>TempFanLevel6</b>
Reset	0							38 <sub>HEX</sub>

BIT	DESCRIPTION
7-6	Reserved.
5-0	<b>TempFanLevel6.</b> (Fan Output Level 6).

See also: [TolTemp](#), [FanCtrlMode](#), [Smart Fan II mode](#).

## 8.12 PECL Control Registers


Intel® new generation CPUs such as Presler begin to support new single wire digital temperature monitor interface which is called Platform Environment Control Interface or PECL. W83793G supports the PECL\* version 1.0 for these new generation CPUs. All PECL control registers are allocated in Bank 0. Pin 1, PCLK, is the timing base of PECL control circuit, if PECL function is desired, Pin 1 is required to feed a 48MHz clock.



### 8.12.1 PECI Register Map

MNEMONIC	REGISTER NAME	TYPE
AgtConfig	<a href="#">Agent Configuration Register</a>	RW
Agt1Tcontrol   Agt4Tcontrol	<a href="#">Tcontrol Register</a>	RW
ReportStyle	<a href="#">PECI Report Temperature Style Register</a>	RW
PECIWarning	<a href="#">PECI Warning Flag Register</a>	RO
Agt1RelTempH/L   Agt4RelTempH/L	<a href="#">Agent Relative Temperature Registers</a>	RO

Three control registers and 2 status registers are listed here. The detailed operation of PECI host can be referred to below figure.



Everytime W83793G PECL host detects user enable an agent by setting **AgtEn**, it start to Ping if the client really exist. If not true, it set **PECIAbsent** flag to inform host; otherwise it continue to issue GetTemp0 or GetTemp1 (when **DM1Exist** asserted). A three-level fault queue is made to ensure host can get correct temperature and return.

### 8.12.2 PECL Register Details

#### 8.12.2.1 Agent Configuration Register (AgtConfig)

This register commands PECL host to proceed related agents and domains, only agent or domain specified in this register will proceed PECL transactions. It is reset as 00<sub>HEX</sub>.

Location : **AgtConfig** - Bank 0 Address D0<sub>HEX</sub>

Type : Read Write

Reset : VSB5V(Pin 7) Rising,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set.



## AGTCONFIG

BIT	7	6	5	4	3	2	1	0
Name	Agt4EN	Agt3EN	Agt2EN	Agt1EN	Agt4D1	Agt3D1	Agt2D1	Agt1D1
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>Agt4EN</b> ( Agent 4 Enable Bit). $0_{BIN}$ : Agent 4 is disabled. $1_{BIN}$ : Agent 4 enabled.
6	<b>Agt3EN</b> ( Agent 3 Enable Bit). $0_{BIN}$ : Agent 3 is disabled. $1_{BIN}$ : Agent 3 enabled.
5	<b>Agt2EN</b> ( Agent 2 Enable Bit). $0_{BIN}$ : Agent 2 is disabled. $1_{BIN}$ : Agent 2 enabled.
4	<b>Agt1EN</b> ( Agent 1 Enable Bit). $0_{BIN}$ : Agent 1 is disabled. $1_{BIN}$ : Agent 1 enabled.
3	<b>Agt4D1</b> ( Agent 4 Domain 1 Enable Bit). $0_{BIN}$ : Agent 4 does not have domain 1. $1_{BIN}$ : Agent 4 have domain 1.
2	<b>Agt3D1</b> ( Agent 3 Domain 1 Enable Bit). $0_{BIN}$ : Agent 3 does not have domain 1. $1_{BIN}$ : Agent 3 have domain 1.
1	<b>Agt2D1</b> ( Agent 2 Domain 1 Enable Bit). $0_{BIN}$ : Agent 2 does not have domain 1. $1_{BIN}$ : Agent 2 have domain 1.
0	<b>Agt1D1</b> ( Agent 1 Domain 1 Enable Bit). $0_{BIN}$ : Agent 1 does not have domain 1. $1_{BIN}$ : Agent 1 have domain 1.

**8.12.2.2 Agent TControl Register (AgtTcontrol)**

Intel® CPU introduces a Tcontrol concept on temperature management. In Presler generation CPUs, Tcontrol can be read from CPU register by BIOS and refill to W83793G registers. Our default setup is 70°C, which is 10°C higher than [TempLevel67](#). In later generation CPUs, CPU might only response the Tcontrol value as an offset temperature to PROCHOT# assertion. It is reset as 46<sub>HEX</sub>.



Location :

**Agt1TControl** - Bank 0 Address D1<sub>HEX</sub>

**Agt2TControl** - Bank 0 Address D2<sub>HEX</sub>

**Agt3TControl** - Bank 0 Address D3<sub>HEX</sub>

**Agt4TControl** - Bank 0 Address D4<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set.

#### AGT1TCOMROL~AGT4TCOMROL

BIT	7	6	5	4	3	2	1	0
Name	Reserved	<b>TControl Temperature</b>						
Reset	0	1	0	0	0	1	1	0

BIT	DESCRIPTION
7	Reserved.
6-0	<b>TControl</b> ( TControl Temperature Setting). TControl must always be a positive value, negative value will introduce abnormal temperature response.

#### 8.12.2.3 PECI Report Temperature Style Register (ReportStyle)

**ReportStyle** controls which value being loaded into Absolute Temp or Relative Temp.

If RtHigh, PECI host will automatically compares the highest temperature domain and load it into Abs/Rel-Temp. If **RtHigh** = 0, **RtDm** will return Domain 0 temperature if set 0, return Domain 1 temperature if set 1. It is reset as 00<sub>HEX</sub>.

Location : **ReportStyle** - Bank 0 Address D5<sub>HEX</sub>

Type : Read / Write

Reset : VSB5V(Pin 7) Rising,

VDD5V(Pin 25) Rising @ RST\_VDD\_MD(CR40.Bit4) set.

#### REPORTSTYLE

BIT	7	6	5	4	3	2	1	0
Name	Reserved			<b>RtHigh</b>	<b>RTD4</b>	<b>RTD3</b>	<b>RTD2</b>	<b>RTD1</b>
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7-5	Reserved.
4	<b>RtHigh</b> (Return High Temperature). $0_{BIN}$ : Return domain by RTD selection (RTD1~RTD4). $1_{BIN}$ : Return highest temperature in the same agent.
3	<b>RtD4</b> (Agent 4 Return Domain 1 Enable Bit). Only take effect when RtHigh deasserts. $0_{BIN}$ : Agent 4 always return domain 0. $1_{BIN}$ : Agent 4 always return domain 1.
2	<b>RtD3</b> (Agent 3 Return Domain 1 Enable Bit). Only take effect when RtHigh deasserts. $0_{BIN}$ : Agent 3 always return domain 0. $1_{BIN}$ : Agent 3 always return domain 1.
1	<b>RtD2</b> (Agent 2 Return Domain 1 Enable Bit). Only take effect when RtHigh deasserts. $0_{BIN}$ : Agent 2 always return domain 0. $1_{BIN}$ : Agent 2 always return domain 1.
0	<b>RtD1</b> (Agent 1 Return Domain 1 Enable Bit). Only take effect when RtHigh deasserts. $0_{BIN}$ : Agent 1 always return domain 0. $1_{BIN}$ : Agent 1 always return domain 1.

#### 8.12.2.4 PECI Warning Flag Register (PECIWarning)

Few warnings may be generated while PECI protocol applies. First, PECI host may not able to detect a PECI Client (or say, client does not response to host Ping() command), in this case PECI issue a flag called Absent to inform users it cannot detect the client. Another case is about the PECI Client return bad FCS in successive 3 time polling, host will issue an Alert flag. It is reset as  $00_{HEX}$ .

Location: **PECIWarning** - Bank 0 Address D6<sub>HEX</sub>

Type: Read Only

Reset: VSB5V (Pin 7) Rising,

VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set.

**PECIWARNING**

BIT	7	6	5	4	3	2	1	0
Name	Absent4	Absent3	Absent2	Absent1	Alert4	Alert3	Alert2	Alert1
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
7	<b>Absent4</b> (PECI Agent 4 Absent Bit). 0 <sub>BIN</sub> : Agent 4 is detected. 1 <sub>BIN</sub> : Agent 4 cannot be detected.
6	<b>Absent3</b> (PECI Agent 3 Absent Bit). 0 <sub>BIN</sub> : Agent 3 is detected. 1 <sub>BIN</sub> : Agent 3 cannot be detected.
5	<b>Absent2</b> (PECI Agent 2 Absent Bit). 0 <sub>BIN</sub> : Agent 2 is detected. 1 <sub>BIN</sub> : Agent 2 cannot be detected.
4	<b>Absent1</b> (PECI Agent 1 Absent Bit). 0 <sub>BIN</sub> : Agent 1 is detected. 1 <sub>BIN</sub> : Agent 1 cannot be detected.
3	<b>Alert4</b> (PECI Agent 4 Alert Bit). 0 <sub>BIN</sub> : Agent 4 has good FCS. 1 <sub>BIN</sub> : Agent 4 has bad FCS in last 3 transactions.
2	<b>Alert3</b> (PECI Agent 3 Alert Bit). 0 <sub>BIN</sub> : Agent 3 has good FCS. 1 <sub>BIN</sub> : Agent 3 has bad FCS in last 3 transactions.
1	<b>Alert2</b> (PECI Agent 2 Alert Bit). 0 <sub>BIN</sub> : Agent 2 has good FCS. 1 <sub>BIN</sub> : Agent 2 has bad FCS in last 3 transactions.
0	<b>Alert1</b> (PECI Agent 1 Alert Bit). 0 <sub>BIN</sub> : Agent 1 has good FCS. 1 <sub>BIN</sub> : Agent 1 has bad FCS in last 3 transactions.

While PECl is activated, Alert flag will be asserted when corresponding agent return successive 3 time bad FCS. In this case, W83793G will think this agent has some problem in interface, and for safty reason W83793G will turn on the related Fan to full speed in SmartFan mode. The Fan and PECl agent relationship is defined in [TempFanSelect](#) registers.

#### 8.12.2.5 Agent Relative Temperature Register (AgtRelTemp)

These registers return the raw data retrieved from PECl interface. They may be the error code (range: 8000H~81FFH) or relative temperature to processor defined PROCHOT#. Error code will only update in **AgtRelTemp**, Absolute Temp will not be updated when error code received. If **ReturnHigh** mechanism is activated, normal temperature will always return first. In case both 2 domain returns error, return priority will be Overflow error > Underflow Error > Missing diode > General Error. Reset value is 8001<sub>HEX</sub> due to PECl is default turned off, in PECl, 8001<sub>HEX</sub> means diode missing.



Location:

- Agt1RelTempH** - Bank 0 Address D8<sub>HEX</sub>
- Agt1RelTempL** - Bank 0 Address D9<sub>HEX</sub>
- Agt2RelTempH** - Bank 0 Address DA<sub>HEX</sub>
- Agt2RelTempL** - Bank 0 Address DB<sub>HEX</sub>
- Agt3RelTempH** - Bank 0 Address DC<sub>HEX</sub>
- Agt3RelTempL** - Bank 0 Address DD<sub>HEX</sub>
- Agt4RelTempH** - Bank 0 Address DE<sub>HEX</sub>
- Agt4RelTempL** - Bank 0 Address DF<sub>HEX</sub>

Type: Read Only

Reset: VSB5V (Pin 7) Rising,  
VDD5V (Pin 25) Rising @ RST\_VDD\_MD (CR40.Bit4) set.

AGT1RELTEMPH/L~AGT4RELTEMPH/L

BIT	7	6	5	4	3	2	1	0
Name	Sign	Temperature[8:2]						
Reset	1	0	0	0	0	0	0	0
Name	Temperature[1:0]	TEMP_2	TEMP_4	TEMP_8	TEMP_16	TEMP_32	TEMP_64	
Reset	0	0	0	0	0	0	0	1

BIT	DESCRIPTION
15	<b>Sign Bit.</b> In PECL Protocol, this bit should always be 1 to represent a negative temperature.
14-6	Temperature The integer part of relative temperature.
5	<b>TEMP_2.</b> 0.5°C unit.
4	<b>TEMP_4.</b> 0.25°C unit.
3	<b>TEMP_8.</b> 0.125°C unit.
2	<b>TEMP_16.</b> 0.0625°C unit.
1	<b>TEMP_32.</b> 0.03125°C unit.
0	<b>TEMP_64.</b> 0.015625°C unit.

In some occasion, the PECL interface will return the abnormal states of the PECL bus other than temperature, all these information will be recorded in [AgtRelTemp](#), and in some cases W83793G will also do further processing for alert mechanism. The following describes these code and their effects to W83793G.

ERROR CODE	DESCRIPTION	W83793G HOST OPERATION
8000 <sub>HEX</sub>	General Sensor Error	No further processing.
8001 <sub>HEX</sub>	Sensing Device Missing	
8002 <sub>HEX</sub>	Operational, but temperature is lower than sensor operation range.	Force writing back temperature with 0°C in temperature readouts.(Bank 0 Index 1C <sub>HEX</sub> ~ 1F <sub>HEX</sub> )
8003 <sub>HEX</sub>	Operational, but temperature is higher than sensor operation range.	Force writing back temperature with 127°C in temperature readouts.(Bank 0 Index 1C <sub>HEX</sub> ~ 1F <sub>HEX</sub> )
8004 <sub>HEX</sub> □ 81FF <sub>HEX</sub>	Reserved.	No further operation.

Besides error conditions or bad FCS, normal temperature will be wrote back to [Temperature Readouts](#) with the sum of [AgtRelTemp](#) and [Tcontrol](#).

## 8.13 ASF Control Registers

ASF or Alert Standard Format provides remote system abilities to monitor, discover and manage the local platform. All ASF control registers are allocated in Bank 1\*.

\*About the Bank Selection, please reference Bank Select register located at address 00<sub>Hex</sub>.

### 8.13.1 ASF Register Map

#### 8.13.1.1 SMBus ARP UDID Control Registers



MNEMONIC	REGISTER NAME	TYPE
UDIDDevCap.	<a href="#">UDID Device Capability Register</a>	RO
UDIDVersion.	<a href="#">UDID Version Number Register</a>	RO
UDIDVendorH. UDIDVendorL.	<a href="#">UDID Vendor ID High/Low Byte Register</a>	RO
UDIDDevH. UDIDDevL.	<a href="#">UDID Device ID High/Low Byte Register</a>	RW
UDIDIFH. UDIDIFL.	<a href="#">UDID Interface High/Low Byte Register</a>	RW
UDIDSubVenH. UDIDSubVenL.	<a href="#">UDID Subsystem Vendor ID High/Low Byte Registers</a>	RW
UDIDSubDevH. UDIDSubDevL.	<a href="#">UDID Subsystem Device ID High/Low Byte Registers</a>	RW
UDIDSpeID1. <input type="checkbox"/> UDIDSpeID4.	<a href="#">UDID Vendor Specific ID Byte 1~4</a>	RW
RNG1. <input type="checkbox"/> RNG4.	<a href="#">Random Number Generator Byte 1~4</a>	RO
ASFAddr.	<a href="#">ASF Assigned Address Register</a>	RO

Before activating ASF, user must go through the ARP (Address Resolution Protocol) to dynamically get a valid address to manipulate ASF commands. In ARP, a very important ID must be defined to distinguish different devices, called UDID (Unique Device Identifier). Registers in this section are used to setup the UDID content.

For detailed operation of ARP and UDID, you can refer to SMBus Specification version 2.0 (<http://www.smbus.org/specs/smbus20.pdf>) section 5.6 page 34.

#### 8.13.1.2 [ASF Sensor Entity Definition Registers](#)

In ASF Sensor, each sensor channel has 2 parameters to tell ASF host its related location information on the platform. They are entity Instance and entity ID. In case of user uses the temperature sensor in locations different with default specified, W83793G provides all channel parameter programmable to fit customers' application.



MNEMONIC	REGISTER NAME	TYPE
VCA_ENTRY.	VCoreA Entity ID Register	RW
VCB_ENTRY.	VCoreB Entity ID Register	RW
Vtt_ENTRY.	Vtt Entity ID Register	RW
VDD_ENTRY.	VDD Entity ID Register	RW
VSB_ENTRY.	VSB Entity ID Register	RW
VBAT_ENTRY.	VBAT Entity ID Register	RW
VSEN1_ENTRY. □ 12VSEN_ENTRY.	VSEN1~12VSEN Entity ID Register	RW
FAN1_ENTRY. □ FAN12_ENTRY.	FAN1~FAN12 Entity ID Register	RW
TD1_ENTRY. □ TR2_ENTRY.	TD1~TR2 Entity ID Register	RW
CHS_ENTRY.	Chassis Entity Register	RW

For details of entity ID, you can refer to [Platform Event Trap Format Specification](#) Version 1.0 Table 6 page 13.



MNEMONIC	REGISTER NAME	TYPE
ENTINS1.	VCoreA/VCoreB Entity Instance Register	RW
ENTINS2.	VDD/Vtt Entity Instance Register	RW
ENTINS3.	VBAT/VSB Entity Instance Register	RW
ENTINS4.	VIN1/VIN2 Entity Instance Register	RW
ENTINS5.	VIN3/VIN4 Entity Instance Register	RW
ENTINS6.	FAN1/FAN2 Entity Instance Register	RW
ENTINS7.	FAN3/FAN4 Entity Instance Register	RW
ENTINS8.	FAN5/FAN6 Entity Instance Register	RW
ENTINS9.	FAN7/FAN8 Entity Instance Register	RW
ENTINS10.	FAN9/FAN10 Entity Instance Register	RW
ENTINS11.	FAN11/FAN12 Entity Instance Register	RW
ENTINS12.	TD1/TD2 Entity Instance Register	RW
ENTINS13.	TD3/TD4 Entity Instance Register	RW
ENTINS14.	TR1/TR2 Entity Instance Register	RW
ENTINS15.	Chassis Entity Instance Register	RW

Entity Instance is a sequential number which help identifies this sensor's location. Customer can set the sequence at any order they want.

A summary of the entity and entity instance is at following table.

SENSOR IN W83793G	EVENT STATUS INDEX	EVENT SENSOR TYPE	EVENT NUMBER	ENTITY ID (PROGRAMMABLE)	ENTITY INSTANCE (PROGRAMMABLE)
VCOREA	00h	02h	01h	03h (Processor)	01h
VCOREB	01h	02h	02h		02h
Vtt	02h	02h	03h		03h
TD1	03h	01h (Temperature)	04h		01h
TD2	04h	01h	05h		02h
TD3	05h	01h	06h		03h
TD4	06h	01h	07h		04h
TR1	07h	01h	08h		05h
TR2	08h	01h	09h		06h
5VDD	09h	02h	0Ah		01h
VSB	0Ah	02h	0Bh		02h
VBAT	0Bh	02h	0Ch		03h
VSEN1	0Ch	02h (Voltage)	0Dh	07h (System Board)	04h
VSEN2	0Dh	02h	0Eh		05h
3VSEN	0Eh	02h	0Fh		06h
12VSEN	0Fh	02h	10h		07h
FAN1	10h	04h (Fan)	11h		01h
FAN2	11h	04h	12h		02h
FAN3	12h	04h	13h		03h
FAN4	13h	04h	14h		04h
FAN5	14h	04h	15h		05h
FAN6	15h	04h	16h		06h
FAN7	16h	04h	17h		07h
FAN8	17h	04h	18h		08h
FAN9	18h	04h	19h		09h
FAN10	19h	04h	1Ah		0Ah
FAN11	1Ah	04h	1Bh		0Bh
FAN12	1Bh	04h	1Ch		0Ch
Case OPEN / Intrusion	1Ch	05h(Physical Security)	1Dh	23h(System Chassis)	01h

Channels in light-green indicates them could be disabled by multi-function pin selection or control registers.



And according to each channel status, they are expressed in the following terms.

DESCRIPTION	STATUS	EVENT SENSOR TYPE	EVENT TYPE	EVENT OFFSET	EVENT SEVERITY
<b>TEMPERATURE SENSORS</b>					
Upper-Critical Going High	3h Assert	01h Temperature	01h Threshold-Based	09h	10h
Upper-Critical Going Low				08h	Critical
Upper-Non-critical Going High				07h	08h
Upper-Non-critical Going Low				06h	Non-critical
Lower-Non-critical Going High				01h	01h
Lower-Non-critical Going Low				00h	Monitor
<b>VOLTAGE SENSORS</b>					
Generic Over Voltage Problem	3h	02h Voltage	07h Generic-Severity	02h	10h
Normal Voltage	2h			07h	01h
Generic Under Voltage Problem	3h			02h	10h
<b>FAN SENSORS</b>					
Normal FAN Speed	2h	04h	07h	07h	01h
Generic FAN Failure	3h	Fan		02h	10h
<b>CASEOPEN/ CASE INTRUSION</b>					
Case Intruded	3h	05h Physical Security	6Fh Sensor Specific	00h	10h
Case Normal	2h			80h	01h

#### 8.13.1.3 ASF Remote Control Definition Registers

ASF function in W83793G also supports the Remote Control. This function enables MIS to remotely power on, power down, or reset while he finds the client computer goes into abnormal.

MNEMONIC	REGISTER NAME	TYPE
PwrOnOption.	<a href="#">Power On Control Option Register</a>	RW
PwrOnCmd.	<a href="#">Remote Control Power On Command Register</a>	RW
PwrOffCmd.	<a href="#">Remote Control Power Down Command Register</a>	RW
RstCmd.	<a href="#">Remote Control Reset Command Register</a>	RW

Remote Control function in W83793G enables MIS to use side-band of Network Interface Controller to send ASF commands with SMBus, its format looks like

1	7	1	1	8	1	8	1	8	1	1
S	Slave Address	Wr	A	Command	A	Write Data	A	PEC	A	P
	Control Device Address	0	0	Control Command	0	Control Data Value	0	CRC Checksum	0	

'S' represents "Start" Cycle of SMBus transaction, 'Wr' means "Write" Flag, 'A' means "Acknowledge" from W83793G, and 'P' indicates a "Stop" Cycle. All letter in shadow means it is a response from W83793G; otherwise it is a host transmitted signal.

Last row above shows what is each data meaning, where Control Device Address is the address assigned in the ARP process, Control Command is specified in above registers, and Control Data option is not supported in W83793G, thus with any value in this field W83793G will perform the same action.

In [Alert Standard Format Specification v2.0](#), there are two sections describe this. They are Section 5.4 at page 76, and Section 3.2.4.1 at page 33.

### 8.13.2 ASF Register Details

#### 8.13.2.1 UDID Device Capability Register (UDIDDevCap)

SMBus Specification Working Group intends to use device capability to distinguish the arbitration priority of GeneralGetUDID() first. Thus the very first byte the UDID is device capability, because SMBus is a MSB first serial protocol and client sent low will win the arbitration. It is set as C1<sub>HEX</sub>.

Location: **UDIDVersion** - Bank 1 Address 20<sub>HEX</sub>

Type: Read Only

Reset: No Reset.

**UDIDDEVCAP**

BIT	7	6	5	4	3	2	1	0
Name	<b>Address Type</b>		<b>Reserved</b>					<b>PEC</b>
Reset	1	1	0	0	0	0	0	1

BIT	DESCRIPTION
7-6	Address Type. 00 <sub>BIN</sub> : Fixed address device. It's the highest priority device. 01 <sub>BIN</sub> : Dynamic and persistent address device. 10 <sub>BIN</sub> : Dynamic and volatile address device. If power-down, the address needs to reassign at next power on. W83793G ASF address will lost while VSB5V not exist. 11 <sub>BIN</sub> : Random number device.



Continued

BIT	DESCRIPTION
5-1	Reserved.
0	PEC Suppot. 0: Not known support PEC(Packet Error Code) on this device. 1: PEC is supported on this device.

#### 8.13.2.2 UDID Version Number Register (UDIDVersion)

This field defines the version of UDID and Silicon for W83793G. It is 08<sub>HEX</sub>.

Location: **UDIDVersion** - Bank 1 Address 21<sub>HEX</sub>

Type: Read Only

Reset: No Reset

**UDIDVERSION**

BIT	7	6	5	4	3	2	1	0
Name	Reserved		UDID Version			Silicon Version		
Fixed	0	0	0	0	1	0	0	0

BIT	DESCRIPTION
7-6	Reserved.
5-3	UDID Version. 000 <sub>BIN</sub> : Reserved. 001 <sub>BIN</sub> : UDID version 1. 010 <sub>BIN</sub> -111 <sub>BIN</sub> : Reserved for future use.
2-0	Silicon Version. For W83793G silicon version identification use. 000 <sub>BIN</sub> stands for Version A/B.

#### 8.13.2.3 UDID Vendor ID High/Low Byte Register (UDIDVendorH/L)

This field defines Winbond vendor ID. Default is 1050<sub>HEX</sub>.

Location: **UDIDVendorH** - Bank 1 Address 22<sub>HEX</sub>

**UDIDVendorL** - Bank 1 Address 23<sub>HEX</sub>

Type: Read Only

Reset: No Reset

**UDIDVENDORH**

<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Name	<b>Vendor ID High Byte</b>							
Fixed	0	0	0	1	0	0	0	0

**UDIDVENDORL**

<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Name	<b>Vendor ID Low Byte</b>							
Fixed	0	1	0	1	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>							
15-0	Winbond Vendor ID.							

**8.13.2.4 UDID Device ID High/Low Byte Register (UDIDDevH/L)**

This field defines Winbond device ID. Default is 0100<sub>HEX</sub>.

Location: **UDIDDevH** - Bank 1 Address 24<sub>HEX</sub>

**UDIDDevL** - Bank 1 Address 25<sub>HEX</sub>

Type: Read Write

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set.

**UDIDDEVH**

<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Name	<b>Device ID High Byte</b>							
Reset	0	0	0	0	0	0	0	1

**UDIDDEVL**

<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Name	<b>Device ID Low Byte</b>							
Reset	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>							
15-0	Winbond Device ID.							



#### 8.13.2.5 UDID Interface High/Low Byte Register (UDIDIFH/L)

This field defines SMBus version and supported protocol. It is reset to 0024<sub>HEX</sub>.

Location:

**UDIDIFH** - Bank 1 Address 26<sub>HEX</sub>

**UDIDIFL** - Bank 1 Address 27<sub>HEX</sub>

Type: Read Write

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set.

**UDIDIFH**

BIT	7	6	5	4	3	2	1	0
Name	<b>Reserved</b>							
Reset	0	0	0	0	0	0	0	0

**UDIDIFL**

BIT	7	6	5	4	3	2	1	0
Name	Reserved	IPMI	ASF	OEM	<b>SMBus Version</b>			
Reset	0	0	1	0	0	1	0	0

BIT	DESCRIPTION
15-7	Reserved.
6	<b>IPMI</b> . This device supports additional interface access capability per IPMI specification. 0: not supported. 1: supported.
5	<b>ASF</b> . This device supports additional interface access capability per ASF specification. 0: not supported. 1: supported.
4	<b>OEM</b> . Device supports vendor specific access capability per <a href="#">Subsystem Vendor ID</a> and <a href="#">Subsystem Device ID</a> . 0: not supported. 1: supported.
3-0	SMBus Version 0 <sub>HEX</sub> : SMBus 1.0, not ARPable. 1 <sub>HEX</sub> : SMBus 1.1, not ARPable. 4 <sub>HEX</sub> : SMBus 2.0.



#### 8.13.2.6 UDID Subsystem Vendor ID High/Low Byte Register (UDIDSubVenH/L)

This field defines UDID supporting for Subsystems. If no subsystem is supported, it must specify 0000<sub>HEX</sub>. It is reset to 0000<sub>HEX</sub>.

Location: **UDIDSubVenH** - Bank 1 Address 28<sub>HEX</sub>

**UDIDSubVenL** - Bank 1 Address 29<sub>HEX</sub>

Type: Read Write

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set.

**UDIDSUBVENH**

BIT	7	6	5	4	3	2	1	0
Name      UDID Subsystem Vendor ID High Byte								
Reset	0	0	0	0	0	0	0	0

**UDIDSUBVENL**

BIT	7	6	5	4	3	2	1	0
Name      UDID Subsystem Vendor ID Low Byte								
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION							
15-0	UDID subsystem Vendor.							

#### 8.13.2.7 UDID Subsystem Device ID High/Low Byte Register (UDIDSubDevH/L)

This field defines UDID supporting for Subsystems. If no subsystem is supported, it must specify 0000<sub>HEX</sub>. It is reset to 0000<sub>HEX</sub>.

Location: **UDIDSubDevH** - Bank 1 Address 2A<sub>HEX</sub>

**UDIDSubDevL** - Bank 1 Address 2B<sub>HEX</sub>

Type: Read Write

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set.

**UDIDSUBVENH**

BIT	7	6	5	4	3	2	1	0
Name      UDID Subsystem Device ID High Byte								
Reset	0	0	0	0	0	0	0	0

**UDIDSUBVENL**

<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Name	<b>UDID Subsystem Device ID Low Byte</b>							
Reset	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
15-0	UDID subsystem Device ID.

**8.13.2.8 UDID Vendor-Specific ID Register (UDIDSPECID1/2/3/4)**

This field defines unique Vendor-Specific ID for each W83793G. With this field different W83793G will be identified on the same SMBus interface, and it is loaded with random number while reset signal is received.

Location :

**UDIDSPECID1** - Bank 1 Address 2C<sub>HEX</sub>

**UDIDSPECID2** - Bank 1 Address 2D<sub>HEX</sub>

**UDIDSPECID3** - Bank 1 Address 2E<sub>HEX</sub>

**UDIDSPECID4** - Bank 1 Address 2F<sub>HEX</sub>

Type: Read Write

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set,

ARP ResetDevice Command.

**UDIDSPECID1~UDIDSPECID4**

<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Name	<b>UDID Specific Vendor ID</b>							
Reset	0	0	0	0	0	0	0	0

<b>BIT</b>	<b>DESCRIPTION</b>
31-0	UDID Vendor-Specific ID.

**8.13.2.9 Random Number Generator Register (RNG1/2/3/4)**

W83793G internally generates pseudo random number by using CRC generator and internal clock. Due to internal clock always having little different deviations, different IC and different power-on time will affect the result of random number. It is reset to FFFF<sub>HEX</sub>.

Location:

**RNG4** - Bank 1 Address 30<sub>HEX</sub>

**RNG3** - Bank 1 Address 31<sub>HEX</sub>

**RNG2** - Bank 1 Address 32<sub>HEX</sub>

**RNG1** - Bank 1 Address 33<sub>HEX</sub>



Type: Read Only

Reset: None.

**RNG1~RNG4**

BIT	7	6	5	4	3	2	1	0
Name	<b>Random Number Code</b>							
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
31-0	Random Number Code.

#### **8.13.2.10 ASF Assigned Address Register (ASFAddr)**

After ARP host get related device UDID, it will start to assign each device for later usage. W83793G will record this assigned address and set it as default address for ASF transactions. It is reset to 00<sub>HEX</sub>.

Location: **ASFAddr** - Bank 1 Address 4F<sub>HEX</sub>

Type: Read Only

Reset: VSB5V (Pin 7) Rising,

Init Reset (CR40.Bit7) is set,

**ASFADDR**

BIT	7	6	5	4	3	2	1	0
Name	<b>ASF Address</b>							
Reset	0	0	0	0	0	0	0	0

BIT	DESCRIPTION
31-0	<b>ASF Address.</b> This register will be assigned while ARP AssignAddress command issued.

#### **8.13.2.11 ASF Entity/Instance Registers (ENITIY/ENTINS)**

W83793G supports various channels which can be reported to host through ASF protocol. Each sensor channel is associated with an entity (or said location on motherboard) and entity instance. [Table](#) provides an overall look for these registers.

Location:

**VCA\_ENTY** - Bank 1 Address 50<sub>HEX</sub>

**VCB\_ENTY** - Bank 1 Address 51<sub>HEX</sub>

**Vtt\_ENTY** - Bank 1 Address 52<sub>HEX</sub>

**VDD\_ENTY** - Bank 1 Address 53<sub>HEX</sub>



**VSB\_ENTRY** - Bank 1 Address 54<sub>HEX</sub>  
**VBAT\_ENTRY** - Bank 1 Address 55<sub>HEX</sub>  
**VSEN1\_ENTRY** - Bank 1 Address 56<sub>HEX</sub>  
**VSEN2\_ENTRY** - Bank 1 Address 57<sub>HEX</sub>  
**3VSEN\_ENTRY** - Bank 1 Address 58<sub>HEX</sub>  
**12VSEN\_ENTRY** - Bank 1 Address 59<sub>HEX</sub>  
**FAN1\_ENTRY** - Bank 1 Address 5A<sub>HEX</sub>  
**FAN2\_ENTRY** - Bank 1 Address 5B<sub>HEX</sub>  
**FAN3\_ENTRY** - Bank 1 Address 5C<sub>HEX</sub>  
**FAN4\_ENTRY** - Bank 1 Address 5D<sub>HEX</sub>  
**FAN5\_ENTRY** - Bank 1 Address 5E<sub>HEX</sub>  
**FAN6\_ENTRY** - Bank 1 Address 5F<sub>HEX</sub>  
**FAN7\_ENTRY** - Bank 1 Address 60<sub>HEX</sub>  
**FAN8\_ENTRY** - Bank 1 Address 61<sub>HEX</sub>  
**FAN9\_ENTRY** - Bank 1 Address 62<sub>HEX</sub>  
**FAN10\_ENTRY** - Bank 1 Address 63<sub>HEX</sub>  
**FAN11\_ENTRY** - Bank 1 Address 64<sub>HEX</sub>  
**FAN12\_ENTRY** - Bank 1 Address 65<sub>HEX</sub>  
**TD1\_ENTRY** - Bank 1 Address 66<sub>HEX</sub>  
**TD2\_ENTRY** - Bank 1 Address 67<sub>HEX</sub>  
**TD3\_ENTRY** - Bank 1 Address 68<sub>HEX</sub>  
**TD4\_ENTRY** - Bank 1 Address 69<sub>HEX</sub>  
**TR1\_ENTRY** - Bank 1 Address 6A<sub>HEX</sub>  
**TR2\_ENTRY** - Bank 1 Address 6B<sub>HEX</sub>  
**CHS\_ENTRY** - Bank 1 Address 6C<sub>HEX</sub>  
**ENTINS1** - Bank 1 Address 70<sub>HEX</sub>  
**ENTINS2** - Bank 1 Address 71<sub>HEX</sub>  
**ENTINS3** - Bank 1 Address 72<sub>HEX</sub>  
**ENTINS4** - Bank 1 Address 73<sub>HEX</sub>  
**ENTINS5** - Bank 1 Address 74<sub>HEX</sub>  
**ENTINS6** - Bank 1 Address 75<sub>HEX</sub>  
**ENTINS7** - Bank 1 Address 76<sub>HEX</sub>  
**ENTINS8** - Bank 1 Address 77<sub>HEX</sub>  
**ENTINS9** - Bank 1 Address 78<sub>HEX</sub>  
**ENTINS10** - Bank 1 Address 79<sub>HEX</sub>  
**ENTINS11** - Bank 1 Address 7A<sub>HEX</sub>



**ENTINS12** - Bank 1 Address 7B<sub>HEX</sub>

**ENTINS13** - Bank 1 Address 7C<sub>HEX</sub>

**ENTINS14** - Bank 1 Address 7D<sub>HEX</sub>

**ENTINS15** - Bank 1 Address 7E<sub>HEX</sub>

Type: Read / Write

Reset: 5VSB (Pin 7) Rising.

#### VCA\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	VCore A Entity ID.							
Reset	03 <sub>HEX</sub>							

#### VCB\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	VCore B Entity ID.							
Reset	03 <sub>HEX</sub>							

#### VTT\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	Vtt Entity ID.							
Reset	03 <sub>HEX</sub>							

#### VDD\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	VDD Entity ID.							
Reset	07 <sub>HEX</sub>							

#### VSB\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	VSB Entity ID.							
Reset	07 <sub>HEX</sub>							

#### VBAT\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	VBAT Entity ID.							
Reset	07 <sub>HEX</sub>							

**VSEN1\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	VSEN1 Entity ID.							
Reset	07 <sub>HEX</sub>							

**VSEN2\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	VSEN2 Entity ID.							
Reset	07 <sub>HEX</sub>							

**3VSEN\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	3VSEN Entity ID.							
Reset	07 <sub>HEX</sub>							

**12VSEN\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	12VSEN Entity ID.							
Reset	07 <sub>HEX</sub>							

**FAN1\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	FAN1 Entity ID.							
Reset	07 <sub>HEX</sub>							

**FAN2\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	FAN2 Entity ID.							
Reset	07 <sub>HEX</sub>							

**FAN3\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	FAN3 Entity ID.							
Reset	07 <sub>HEX</sub>							

**FAN4\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	FAN4 Entity ID.							
Reset	07 <sub>HEX</sub>							

**FAN5\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	FAN5 Entity ID.							
Reset	07 <sub>HEX</sub>							

**FAN6\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	FAN6 Entity ID.							
Reset	07 <sub>HEX</sub>							

**FAN7\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	FAN7 Entity ID.							
Reset	07 <sub>HEX</sub>							

**FAN8\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	FAN8 Entity ID.							
Reset	07 <sub>HEX</sub>							

**FAN9\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	FAN9 Entity ID.							
Reset	07 <sub>HEX</sub>							

**FAN10\_ENTITY**

<b>BIT</b>	7	6	5	4	3	2	1	0
Name	FAN10 Entity ID.							
Reset	07 <sub>HEX</sub>							



### FAN11\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	FAN11 Entity ID.							
Reset	07 <sub>HEX</sub>							

### FAN12\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	FAN12 Entity ID.							
Reset	07 <sub>HEX</sub>							

### TD1\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	TD1 Entity ID.							
Reset	07 <sub>HEX</sub>							

### TD2\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	TD2 Entity ID.							
Reset	07 <sub>HEX</sub>							

### TD3\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	TD3 Entity ID.							
Reset	07 <sub>HEX</sub>							

### TD4\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	TD4 Entity ID.							
Reset	07 <sub>HEX</sub>							

### TR1\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	TR1 Entity ID.							
Reset	07 <sub>HEX</sub>							



## TR2\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	TR2 Entity ID.							
Reset	$07_{\text{HEX}}$							

## CHS\_ENTITY

BIT	7	6	5	4	3	2	1	0
Name	Chassis Entity ID.							
Reset	$23_{\text{HEX}}$							

## ENTINS1

BIT	7	6	5	4	3	2	1	0
Name	VCoreB Entity Instance				VCoreA Entity Instance			
Reset	$02_{\text{HEX}}$				$01_{\text{HEX}}$			

## ENTINS2

BIT	7	6	5	4	3	2	1	0
Name	VDD Entity Instance				Vtt Entity Instance			
Reset	$01_{\text{HEX}}$				$03_{\text{HEX}}$			

## ENTINS3

BIT	7	6	5	4	3	2	1	0
Name	VBAT Entity Instance				VSB Entity Instance			
Reset	$03_{\text{HEX}}$				$02_{\text{HEX}}$			

## ENTINS4

BIT	7	6	5	4	3	2	1	0
Name	VSEN2 Entity Instance				VSEN1 Entity Instance			
Reset	$05_{\text{HEX}}$				$04_{\text{HEX}}$			

## ENTINS5

BIT	7	6	5	4	3	2	1	0
Name	12VSEN Entity Instance				3VSEN Entity Instance			
Reset	$07_{\text{HEX}}$				$06_{\text{HEX}}$			



## ENTINS6

BIT	7	6	5	4	3	2	1	0
Name	FAN2 Entity Instance						FAN1 Entity Instance	
Reset	02 <sub>HEX</sub>						01 <sub>HEX</sub>	

## ENTINS7

BIT	7	6	5	4	3	2	1	0
Name	FAN4 Entity Instance						FAN3 Entity Instance	
Reset	04 <sub>HEX</sub>						03 <sub>HEX</sub>	

## ENTINS8

BIT	7	6	5	4	3	2	1	0
Name	FAN6 Entity Instance						FAN5 Entity Instance	
Reset	06 <sub>HEX</sub>						05 <sub>HEX</sub>	

## ENTINS9

BIT	7	6	5	4	3	2	1	0
Name	FAN8 Entity Instance						FAN7 Entity Instance	
Reset	08 <sub>HEX</sub>						07 <sub>HEX</sub>	

## ENTINS10

BIT	7	6	5	4	3	2	1	0
Name	FAN10 Entity Instance						FAN9 Entity Instance	
Reset	0A <sub>HEX</sub>						09 <sub>HEX</sub>	

## ENTINS11

BIT	7	6	5	4	3	2	1	0
Name	FAN12 Entity Instance						FAN11 Entity Instance	
Reset	0C <sub>HEX</sub>						0B <sub>HEX</sub>	

## ENTINS12

BIT	7	6	5	4	3	2	1	0
Name	TD2 Entity Instance						TD1 Entity Instance	
Reset	02 <sub>HEX</sub>						01 <sub>HEX</sub>	



ENTINS13

BIT	7	6	5	4	3	2	1	0	
Name	TD4 Entity Instance					TD3 Entity Instance			
Reset	04 <sub>HEX</sub>					03 <sub>HEX</sub>			

ENTINS14

BIT	7	6	5	4	3	2	1	0	
Name	TR2 Entity Instance					TR1 Entity Instance			
Reset	06 <sub>HEX</sub>					05 <sub>HEX</sub>			

ENTINS15

BIT	7	6	5	4	3	2	1	0	
Name	Reserved					Chassis Entity Instance			
Reset	00 <sub>HEX</sub>					01 <sub>HEX</sub>			

BIT	DESCRIPTION
7-0	<b>ENTITY.</b> Entity of each sensor channel. 03 <sub>HEX</sub> : Processor 07 <sub>HEX</sub> : System Board. 23 <sub>HEX</sub> : Chassis Back Panel Board. For other entity types, please refer to PET Spec. page 13.

#### 8.13.2.12 Power On Control Option Register (PwrOnOption)

W83793G supports 2 kinds of power on. One is power on only one time, no matter VDD5V rised or not. The other is W83793G always issues power on cycles until it detects VDD is already power on.

Location: **PwrOnOption** - Bank 1 Address 7F<sub>HEX</sub>

Type: Read Write

Reset: VSB5V (Pin 7) Rising.

PWRONOPTION

BIT	7	6	5	4	3	2	1	0
Name	Winbond Test Modes							
Reset	0 0 0 0 0 0 0 0							



BIT	DESCRIPTION
7-1	<b>Winbond Test Mode.</b> Test modes for production. Winbond strongly suggest customer do not use these registers in case of causing system malfunction.
0	<b>PWR1T</b> (Power on One Time). 0: always issue power on cycles (PWRBTN_N assert 0.1sec every 1sec) until VDD power on. 1: Only issue 1 time power on cycle.

#### 8.13.2.13 Power On Command Register (PwrOnCmd)

ASF Remote Control Command supports Remote Power On features, here defines the Power on commands accepted by W83793G.

Location: **PwrOnCmd** - Bank 1 Address 80<sub>HEX</sub>

Type: Read Write

Reset: VSB5V (Pin 7) Rising.

**PWRONCMD**

BIT	7	6	5	4	3	2	1	0
Name	<b>Remote Power On Command</b>							
Reset	11 <sub>HEX</sub>							

BIT	DESCRIPTION
7-0	Remote Power On Command.

#### 8.13.2.14 Power Down Command Register (PwrOffCmd)

ASF Remote Control Command supports Remote Power Down features, here defines the Power off commands accepted by W83793G.

Location: **PwrOffCmd** - Bank 1 Address 81<sub>HEX</sub>

Type: Read Write

Reset: VSB5V (Pin 7) Rising.

**PWROFFCMD**

BIT	7	6	5	4	3	2	1	0
Name	<b>Remote Power Off Command</b>							
Reset	12 <sub>HEX</sub>							



BIT	DESCRIPTION
7-0	Remote Power Off Command.

#### 8.13.2.15 Reset Command Register (Rst Cmd)

ASF Remote Control Command supports Remote Reset features, here defines the Reset commands accepted by W83793G.

Location: **RstCmd** - Bank 1 Address 82<sub>HEX</sub>

Type: Read Write

Reset: VSB5V (Pin 7) Rising.

**RSTCMD**

BIT	7	6	5	4	3	2	1	0
Name	<b>Remote Reset Command</b>							
Reset	10 <sub>HEX</sub>							

BIT	DESCRIPTION
7-0	Remote Reset Command.



## 9. ELECTRICAL CHARACTERISTICS

### 9.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Power Supply Voltage	-0.5 to 7.0	V
Input Voltage	-0.5 to VDD+0.5	V
Operating Temperature	0 to +70	°C
Storage Temperature	-55 to +150	°C

### 9.2 DC Characteristics

(Ta = 0° C to 70° C, 5VDD = 5V ± 10%, 5VSB = 5V ± 5%, Vss = 0V)

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	CONDITIONS
OUT/OD <sub>12</sub> – Output buffer or Open-drain output pin with source-sink capability of 12 mA						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -12 mA, OB mode
IN/ODB <sub>12v1sB</sub> - bi-directional pin with sink capability of 12 mA and schmitt-trigger level input						
Input Low Voltage	V <sub>IL</sub>			0.4	V	5VDD = 5 V
Input High Voltage	V <sub>IH</sub>	0.6			V	5VDD = 5 V
Hysteresis	V <sub>TH</sub>	0.2			V	5VDD = 5 V
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
Input High Leakage	I <sub>LIH</sub>			+10	µA	V <sub>IN</sub> = VDD
Input Low Leakage	I <sub>LIL</sub>			-10	µA	V <sub>IN</sub> = 0V
IN/ODB <sub>12tsB</sub> - TTL level bi-directional pin with sink capability of 12 mA and schmitt-trigger level input						
Input Low Voltage	V <sub>IL</sub>			0.8	V	5VDD = 5 V
Input High Voltage	V <sub>IH</sub>	2.0			V	5VDD = 5 V
Hysteresis	V <sub>TH</sub>	1.2			V	5VDD = 5 V
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
Input High Leakage	I <sub>LIH</sub>			+10	µA	V <sub>IN</sub> = VDD
Input Low Leakage	I <sub>LIL</sub>			-10	µA	V <sub>IN</sub> = 0V
OUTB <sub>12B</sub> - TTL level output pin with source-sink capability of 12 mA						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -12 mA




DC Characteristics, continued.

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	CONDITIONS
ODB <sub>12B</sub> - Open-drain output pin with sink capability of 12 mA						
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
AOUT – Analog output						
		N.A.				
INB <sub>V1SB</sub> - VID input pin						
for INTEL™ VRM10.0, and VRM11 design						
Input Low Voltage	V <sub>IL</sub>			0.4	V	
Input High Voltage	V <sub>IH</sub>	0.6			V	
IN <sub>tv2SB</sub> - VID input pin						
for AMD™ VRM design						
Input Low Voltage	V <sub>IL</sub>			0.8	V	
Input High Voltage	V <sub>IH</sub>	1.4			V	
IN/OB <sub>V3B</sub> – Bi-direction pin with source capability of 6 mA and sink capability of 1 mA						
for INTEL™ PECI						
Input Low Voltage	V <sub>IL</sub>	0.275V <sub>tt</sub>		0.5V <sub>tt</sub>	V	
Input High Voltage	V <sub>IH</sub>	0.55V <sub>tt</sub>		0.725V <sub>tt</sub>	V	
Output Low Voltage	V <sub>OL</sub>			0.25V <sub>tt</sub>	V	
Output High Voltage	V <sub>OH</sub>	0.75V <sub>tt</sub>			V	
Hysteresis	V <sub>Hys</sub>	0.1V <sub>tt</sub>			V	
INB <sub>tsB</sub> - TTL level Schmitt-triggered input pin						
Input Low Voltage	V <sub>IL</sub>			0.8	V	5VDD = 5 V
Input High Voltage	V <sub>IH</sub>	2.0			V	5VDD = 5 V
Hysteresis	V <sub>TH</sub>	1.2			V	5VDD = 5 V
Input High Leakage	I <sub>LIH</sub>			+10	µA	V <sub>IN</sub> = VDD
Input Low Leakage	I <sub>LIL</sub>			-10	µA	V <sub>IN</sub> = 0 V

## 9.3 AC Characteristics


### 9.3.1 Access Interface



PARAMETER	SYMBOL	MIN.	MAX.	UNIT
SCL clock period	$t_{SCL}$	10		uS
Start condition hold time	$t_{HD;SDA}$	4.7		uS
Stop condition setup-up time	$t_{SU;STO}$	4.7		uS
DATA to SCL setup time	$t_{SU;DAT}$	150		nS
DATA to SCL hold time	$t_{HD;DAT}$	270		nS
SCL and SDA rise time	$t_R$		1.0	uS
SCL and SDA fall time	$t_F$		300	nS

### 9.3.2 Dynamic Vcore Limit Setting

If dynamic VID function enable, Vcore channel high/low limit will change in accordance with VID table. When VIDIN value change, internal VIDCHG signal will set until VIDIN value has stabled more than 1ms. New Vcore high/low limit will set at falling edge of VIDCHG and Vcore channel will enable monitor at the same time.






### 9.3.3 Power On Reset

The power-on reset threshold is 4.3V (typical). When Vcc crosses this threshold, the internal reset signal will be asserted for 3uS. During this time period, W83793G is in the reset state. When the internal reset signal is de-asserted, W83793G is in the operating state.

In the operating state, if Vcc drops below 4.0V and then rises above 4.3V, the internal reset signal will be asserted immediately. Fig 1 illustrates the reset mechanism.



## 10. ORDER INFORMATION

PART NO.	PACKAGE	REMARKS
W83793G	SSOP56	Pb-free Package



## 11. APPENDIX

### 11.1 Register Summary

#### BANK 0

INDEX	REGISTER NAME	INDEX	REGISTER NAME
<b>BANK 0 ADDRESS 00-1F</b>			
00 <sub>HEX</sub>	<a href="#">Bank Selection</a>	10 <sub>HEX</sub>	<a href="#">VCore A Readout</a>
01 <sub>HEX</sub>	<a href="#">Watch Dog Lock</a>	11 <sub>HEX</sub>	<a href="#">VCore B Readout</a>
02 <sub>HEX</sub>	<a href="#">Watch Dog Enable</a>	12 <sub>HEX</sub>	<a href="#">Vtt Readout</a>
03 <sub>HEX</sub>	<a href="#">Watch Dog Status</a>	13 <sub>HEX</sub>	
04 <sub>HEX</sub>	<a href="#">Watch Dog Timer</a>	14 <sub>HEX</sub>	<a href="#">VSEN1 Readout</a>
05 <sub>HEX</sub>	<a href="#">VIDA Input Value</a>	15 <sub>HEX</sub>	<a href="#">VSEN2 Readout</a>
06 <sub>HEX</sub>	<a href="#">VIDB Input Value</a>	16 <sub>HEX</sub>	<a href="#">3VSEN Readout</a>
07 <sub>HEX</sub>	<a href="#">VIDA Latch</a>	17 <sub>HEX</sub>	<a href="#">12VSEN Readout</a>
08 <sub>HEX</sub>	<a href="#">VIDB Latch</a>	18 <sub>HEX</sub>	<a href="#">5VDD Readout</a>
09 <sub>HEX</sub>	<a href="#">VCore High Tolerance</a>	19 <sub>HEX</sub>	<a href="#">5VSB Readout</a>
0A <sub>HEX</sub>	<a href="#">VCore Low Tolerance</a>	1A <sub>HEX</sub>	<a href="#">VBAT Readout</a>
0B <sub>HEX</sub>	<a href="#">I<sup>2</sup>C Address</a>	1B <sub>HEX</sub>	<a href="#">VIN Low Bit</a>
0C <sub>HEX</sub>	<a href="#">Sensor 1/2 Address</a>	1C <sub>HEX</sub>	<a href="#">TD1 Readout</a>
0D <sub>HEX</sub>	<a href="#">Winbond Vendor ID</a>	1D <sub>HEX</sub>	<a href="#">TD2 Readout</a>
0E <sub>HEX</sub>	<a href="#">Winbond Chip ID</a>	1E <sub>HEX</sub>	<a href="#">TD3 Readout</a>
0F <sub>HEX</sub>	<a href="#">Winbond Device ID</a>	1F <sub>HEX</sub>	<a href="#">TD4 Readout</a>
<b>BANK 0 ADDRESS 20-3F</b>			
20 <sub>HEX</sub>	<a href="#">TR1 Readout</a>	30 <sub>HEX</sub>	<a href="#">Fan7 Count Low Byte</a>
21 <sub>HEX</sub>	<a href="#">TR2 Readout</a>	31 <sub>HEX</sub>	<a href="#">Fan8 Count High Byte</a>
22 <sub>HEX</sub>	<a href="#">Temp Low Bit Readout</a>	32 <sub>HEX</sub>	<a href="#">Fan8 Count Low Byte</a>
23 <sub>HEX</sub>	<a href="#">Fan1 Count High Byte</a>	33 <sub>HEX</sub>	<a href="#">Fan9 Count High Byte</a>
24 <sub>HEX</sub>	<a href="#">Fan1 Count Low Byte</a>	34 <sub>HEX</sub>	<a href="#">Fan9 Count Low Byte</a>
25 <sub>HEX</sub>	<a href="#">Fan2 Count High Byte</a>	35 <sub>HEX</sub>	<a href="#">Fan10 Count High Byte</a>
26 <sub>HEX</sub>	<a href="#">Fan2 Count Low Byte</a>	36 <sub>HEX</sub>	<a href="#">Fan10 Count Low Byte</a>
27 <sub>HEX</sub>	<a href="#">Fan3 Count High Byte</a>	37 <sub>HEX</sub>	<a href="#">Fan11 Count High Byte</a>
2A <sub>HEX</sub>	<a href="#">Fan4 Count Low Byte</a>	3A <sub>HEX</sub>	<a href="#">Fan12 Count Low Byte</a>
2B <sub>HEX</sub>	<a href="#">Fan5 Count High Byte</a>	3B <sub>HEX</sub>	
2C <sub>HEX</sub>	<a href="#">Fan5 Count Low Byte</a>	3C <sub>HEX</sub>	



Register Summary, continued.

INDEX	REGISTER NAME	INDEX	REGISTER NAME
2D <sub>HEX</sub>	<a href="#">Fan6 Count High Byte</a>	3D <sub>HEX</sub>	
2E <sub>HEX</sub>	<a href="#">Fan6 Count Low Byte</a>	3E <sub>HEX</sub>	
2F <sub>HEX</sub>	<a href="#">Fan7 Count High Byte</a>	3F <sub>HEX</sub>	
<b>BANK 0 ADDRESS 40-5F</b>			
40 <sub>HEX</sub>	<a href="#">Configuration</a>	50 <sub>HEX</sub>	<a href="#">SMI/IRQ Control</a>
41 <sub>HEX</sub>	<a href="#">Interrupt Status 1</a>	51 <sub>HEX</sub>	<a href="#">OVT Control</a>
42 <sub>HEX</sub>	<a href="#">Interrupt Status 2</a>	52 <sub>HEX</sub>	<a href="#">OVT/Beep Global Enable</a>
43 <sub>HEX</sub>	<a href="#">Interrupt Status 3</a>	53 <sub>HEX</sub>	<a href="#">Beep Control 1</a>
44 <sub>HEX</sub>	<a href="#">Interrupt Status 4</a>	54 <sub>HEX</sub>	<a href="#">Beep Control 2</a>
45 <sub>HEX</sub>	<a href="#">Interrupt Status 5</a>	55 <sub>HEX</sub>	<a href="#">Beep Control 3</a>
46 <sub>HEX</sub>	<a href="#">Interrupt Mask 1</a>	56 <sub>HEX</sub>	<a href="#">Beep Control 4</a>
47 <sub>HEX</sub>	<a href="#">Interrupt Mask 2</a>	57 <sub>HEX</sub>	<a href="#">Beep Control 5</a>
48 <sub>HEX</sub>	<a href="#">Interrupt Mask 3</a>	58 <sub>HEX</sub>	<a href="#">Multi-Function Pin Control</a>
49 <sub>HEX</sub>	<a href="#">Interrupt Mask 4</a>	59 <sub>HEX</sub>	<a href="#">VID Control</a>
4A <sub>HEX</sub>	<a href="#">Interrupt Mask 5</a>	5A <sub>HEX</sub>	<a href="#">TD1 Configuration</a>
4B <sub>HEX</sub>	<a href="#">Real Time Status 1</a>	5B <sub>HEX</sub>	<a href="#">TD2 Configuration</a>
4C <sub>HEX</sub>	<a href="#">Real Time Status 2</a>	5C <sub>HEX</sub>	<a href="#">FanIn Control</a>
4D <sub>HEX</sub>	<a href="#">Real Time Status 3</a>	5D <sub>HEX</sub>	<a href="#">FanIn Redirection</a>
4E <sub>HEX</sub>	<a href="#">Real Time Status 4</a>	5E <sub>HEX</sub>	<a href="#">TD Mode Select</a>
4F <sub>HEX</sub>	<a href="#">Real Time Status 5</a>	5F <sub>HEX</sub>	<a href="#">TR Mode Select</a>
<b>BANK 0 ADDRESS 60-7F</b>			
60 <sub>HEX</sub>	<a href="#">VCoreA High Limit</a>	70 <sub>HEX</sub>	<a href="#">12VSEN High Limit</a>
61 <sub>HEX</sub>	<a href="#">VCoreA Low Limit</a>	71 <sub>HEX</sub>	<a href="#">12VSEN Low Limit</a>
62 <sub>HEX</sub>	<a href="#">VCoreB High Limit</a>	72 <sub>HEX</sub>	<a href="#">5VDD High Limit</a>
63 <sub>HEX</sub>	<a href="#">VCoreB Low Limit</a>	73 <sub>HEX</sub>	<a href="#">5VDD Low Limit</a>
64 <sub>HEX</sub>	<a href="#">Vtt High Limit</a>	74 <sub>HEX</sub>	<a href="#">5VSB High Limit</a>
65 <sub>HEX</sub>	<a href="#">Vtt Low Limit</a>	75 <sub>HEX</sub>	<a href="#">5VSB Low Limit</a>
66 <sub>HEX</sub>		76 <sub>HEX</sub>	<a href="#">VBAT High Limit</a>
67 <sub>HEX</sub>		77 <sub>HEX</sub>	<a href="#">VBAT Low Limit</a>
68 <sub>HEX</sub>	<a href="#">High Limit Low Bit</a>	78 <sub>HEX</sub>	<a href="#">TD1 Critical</a>
69 <sub>HEX</sub>	<a href="#">Low Limit Low Bit</a>	79 <sub>HEX</sub>	<a href="#">TD1 Critical Hysteresis</a>
6A <sub>HEX</sub>	<a href="#">VSEN1 High Limit</a>	7A <sub>HEX</sub>	<a href="#">TD1 Warning</a>



Register Summary, continued.

INDEX	REGISTER NAME	INDEX	REGISTER NAME
6B <sub>HEX</sub>	<a href="#">VSEN1 Low Limit</a>	7B <sub>HEX</sub>	<a href="#">TD1 Warning Hysterisis</a>
6C <sub>HEX</sub>	<a href="#">VSEN2 High Limit</a>	7C <sub>HEX</sub>	<a href="#">TD2 Critical</a>
6D <sub>HEX</sub>	<a href="#">VSEN2 Low Limit</a>	7D <sub>HEX</sub>	<a href="#">TD2 Critical Hysterisis</a>
6E <sub>HEX</sub>	<a href="#">3VSEN High Limit</a>	7E <sub>HEX</sub>	<a href="#">TD2 Warning</a>
6F <sub>HEX</sub>	<a href="#">3VSEN Low Limit</a>	7F <sub>HEX</sub>	<a href="#">TD2 Warning Hysterisis</a>
<b>BANK 0 ADDRESS 80-9F</b>			
80 <sub>HEX</sub>	<a href="#">TD3 Critical</a>	90 <sub>HEX</sub>	<a href="#">Fan1 Limit High Byte</a>
81 <sub>HEX</sub>	<a href="#">TD3 Critical Hysterisis</a>	91 <sub>HEX</sub>	<a href="#">Fan1 Limit Low Byte</a>
82 <sub>HEX</sub>	<a href="#">TD3 Warning</a>	92 <sub>HEX</sub>	<a href="#">Fan2 Limit High Byte</a>
83 <sub>HEX</sub>	<a href="#">TD3 Warning Hysterisis</a>	93 <sub>HEX</sub>	<a href="#">Fan2 Limit Low Byte</a>
84 <sub>HEX</sub>	<a href="#">TD4 Critical</a>	94 <sub>HEX</sub>	<a href="#">Fan3 Limit High Byte</a>
85 <sub>HEX</sub>	<a href="#">TD4 Critical Hysterisis</a>	95 <sub>HEX</sub>	<a href="#">Fan3 Limit Low Byte</a>
86 <sub>HEX</sub>	<a href="#">TD4 Warning</a>	96 <sub>HEX</sub>	<a href="#">Fan4 Limit High Byte</a>
87 <sub>HEX</sub>	<a href="#">TD4 Warning Hysterisis</a>	97 <sub>HEX</sub>	<a href="#">Fan4 Limit Low Byte</a>
88 <sub>HEX</sub>	<a href="#">TR1 Critical</a>	98 <sub>HEX</sub>	<a href="#">Fan5 Limit High Byte</a>
89 <sub>HEX</sub>	<a href="#">TR1 Critical Hysterisis</a>	99 <sub>HEX</sub>	<a href="#">Fan5 Limit Low Byte</a>
8A <sub>HEX</sub>	<a href="#">TR1 Warning</a>	9A <sub>HEX</sub>	<a href="#">Fan6 Limit High Byte</a>
8B <sub>HEX</sub>	<a href="#">TR1 Warning Hysterisis</a>	9B <sub>HEX</sub>	<a href="#">Fan6 Limit Low Byte</a>
8C <sub>HEX</sub>	<a href="#">TR2 Critical</a>	9C <sub>HEX</sub>	<a href="#">Fan7 Limit High Byte</a>
8D <sub>HEX</sub>	<a href="#">TR2 Critical Hysterisis</a>	9D <sub>HEX</sub>	<a href="#">Fan7 Limit Low Byte</a>
8E <sub>HEX</sub>	<a href="#">TR2 Warning</a>	9E <sub>HEX</sub>	<a href="#">Fan8 Limit High Byte</a>
8F <sub>HEX</sub>	<a href="#">TR2 Warning Hysterisis</a>	9F <sub>HEX</sub>	<a href="#">Fan8 Limit Low Byte</a>
<b>BANK 0 ADDRESS A0-BF</b>			
A0 <sub>HEX</sub>	<a href="#">Fan9 Limit High Byte</a>	B0 <sub>HEX</sub>	<a href="#">Fan Output Style 1</a>
A1 <sub>HEX</sub>	<a href="#">Fan9 Limit Low Byte</a>	B1 <sub>HEX</sub>	<a href="#">Fan Output Style 2</a>
A2 <sub>HEX</sub>	<a href="#">Fan10 Limit High Byte</a>	B2 <sub>HEX</sub>	<a href="#">Fan Default Speed</a>
A3 <sub>HEX</sub>	<a href="#">Fan10 Limit Low Byte</a>	B3 <sub>HEX</sub>	<a href="#">Fan1 Duty</a>
A4 <sub>HEX</sub>	<a href="#">Fan11 Limit High Byte</a>	B4 <sub>HEX</sub>	<a href="#">Fan2 Duty</a>
A5 <sub>HEX</sub>	<a href="#">Fan11 Limit Low Byte</a>	B5 <sub>HEX</sub>	<a href="#">Fan3 Duty</a>
A6 <sub>HEX</sub>	<a href="#">Fan12 Limit High Byte</a>	B6 <sub>HEX</sub>	<a href="#">Fan4 Duty</a>
A7 <sub>HEX</sub>	<a href="#">Fan12 Limit Low Byte</a>	B7 <sub>HEX</sub>	<a href="#">Fan5 Duty</a>
A8 <sub>HEX</sub>	<a href="#">TD1 Temperature Offset</a>	B8 <sub>HEX</sub>	<a href="#">Fan6 Duty</a>



Register Summary, continued.

INDEX	REGISTER NAME	INDEX	REGISTER NAME
A9 <sub>HEX</sub>	<a href="#">TD2 Temperature Offset</a>	B9 <sub>HEX</sub>	<a href="#">Fan7 Duty</a>
AA <sub>HEX</sub>	<a href="#">TD3 Temperature Offset</a>	BA <sub>HEX</sub>	<a href="#">Fan8 Duty</a>
AB <sub>HEX</sub>	<a href="#">TD4 Temperature Offset</a>	BB <sub>HEX</sub>	<a href="#">Fan1 Output Prescalar</a>
AC <sub>HEX</sub>	<a href="#">TR1 Temperature Offset</a>	BC <sub>HEX</sub>	<a href="#">Fan2 Output Prescalar</a>
AD <sub>HEX</sub>	<a href="#">TR2 Temperature Offset</a>	BD <sub>HEX</sub>	<a href="#">Fan3 Output Prescalar</a>
AE <sub>HEX</sub>		BE <sub>HEX</sub>	<a href="#">Fan4 Output Prescalar</a>
AF <sub>HEX</sub>		BF <sub>HEX</sub>	<a href="#">Fan5 Output Prescalar</a>
<b>BANK 0 ADDRESS C0-DF</b>			
C0 <sub>HEX</sub>	<a href="#">Fan6 Output Prescalar</a>	D5 <sub>HEX</sub>	<a href="#">PECI Return Domain</a>
C1 <sub>HEX</sub>	<a href="#">Fan7 Output Prescalar</a>	D6 <sub>HEX</sub>	<a href="#">PECI Warning Flags</a>
C2 <sub>HEX</sub>	<a href="#">Fan8 Output Prescalar</a>	D7 <sub>HEX</sub>	
C3 <sub>HEX</sub>	<a href="#">Step Up Time</a>	D8 <sub>HEX</sub>	<a href="#">PECI Agent1 RelTempH</a>
C4 <sub>HEX</sub>	<a href="#">Step Down Time</a>	D9 <sub>HEX</sub>	<a href="#">PECI Agent1 RelTempL</a>
C5 <sub>HEX</sub>	<a href="#">Critical Temperature</a>	DA <sub>HEX</sub>	<a href="#">PECI Agent2 RelTempH</a>
D0 <sub>HEX</sub>	<a href="#">PECI Agent Configure</a>	DB <sub>HEX</sub>	<a href="#">PECI Agent2 RelTempL</a>
D1 <sub>HEX</sub>	<a href="#">PECI Agent1 Tcontrol</a>	DC <sub>HEX</sub>	<a href="#">PECI Agent3 RelTempH</a>
D2 <sub>HEX</sub>	<a href="#">PECI Agent2 Tcontrol</a>	DD <sub>HEX</sub>	<a href="#">PECI Agent3 RelTempL</a>
D3 <sub>HEX</sub>	<a href="#">PECI Agent3 Tcontrol</a>	DE <sub>HEX</sub>	<a href="#">PECI Agent4 RelTempH</a>
D4 <sub>HEX</sub>	<a href="#">PECI Agent4 Tcontrol</a>	DF <sub>HEX</sub>	<a href="#">PECI Agent4 RelTempL</a>

### BANK 1

INDEX	REGISTER NAME	INDEX	REGISTER NAME
<b>BANK 1 ADDRESS 00-1F</b>			
00 <sub>HEX</sub>	<a href="#">Bank Select</a>	0E <sub>HEX</sub>	<a href="#">Winbond Chip ID</a>
0D <sub>HEX</sub>	<a href="#">Winbond Vendor ID</a>	0F <sub>HEX</sub>	<a href="#">Winbond Device ID</a>
<b>BANK 1 ADDRESS 20-33</b>			
20 <sub>HEX</sub>	<a href="#">UDID Device Capability</a>	2A <sub>HEX</sub>	<a href="#">UDID SubDevice ID High</a>
21 <sub>HEX</sub>	<a href="#">UDID Version Number</a>	2B <sub>HEX</sub>	<a href="#">UDID SubDevice ID Low</a>
22 <sub>HEX</sub>	<a href="#">UDID Vendor ID High</a>	2C <sub>HEX</sub>	<a href="#">UDID Specific Vendor ID1</a>
23 <sub>HEX</sub>	<a href="#">UDID Vendor ID Low</a>	2D <sub>HEX</sub>	<a href="#">UDID Specific Vendor ID2</a>
24 <sub>HEX</sub>	<a href="#">UDID Device ID High</a>	2E <sub>HEX</sub>	<a href="#">UDID Specific Vendor ID3</a>
25 <sub>HEX</sub>	<a href="#">UDID Device ID Low</a>	2F <sub>HEX</sub>	<a href="#">UDID Specific Vendor ID4</a>



Bank 1, continued.

INDEX	REGISTER NAME	INDEX	REGISTER NAME
26 <sub>HEX</sub>	<a href="#">UDID Interface High Byte</a>	30 <sub>HEX</sub>	<a href="#">Random Number 1</a>
27 <sub>HEX</sub>	<a href="#">UDID Interface Low Byte</a>	31 <sub>HEX</sub>	<a href="#">Random Number 2</a>
28 <sub>HEX</sub>	<a href="#">UDID SubVendor ID High</a>	32 <sub>HEX</sub>	<a href="#">Random Number 3</a>
29 <sub>HEX</sub>	<a href="#">UDID SubVendor ID Low</a>	33 <sub>HEX</sub>	<a href="#">Random Number 4</a>
<b>BANK 1 ADDRESS 40</b>			
40 <sub>HEX</sub>	<a href="#">ARP Assigned Address</a>		
<b>BANK 1 ADDRESS 50-6F</b>			
50 <sub>HEX</sub>	<a href="#">VCoreA Entity ID</a>	60 <sub>HEX</sub>	<a href="#">Fan7 Entity ID</a>
51 <sub>HEX</sub>	<a href="#">VCoreB Entity ID</a>	61 <sub>HEX</sub>	<a href="#">Fan8 Entity ID</a>
52 <sub>HEX</sub>	<a href="#">Vtt Entity ID</a>	62 <sub>HEX</sub>	<a href="#">Fan9 Entity ID</a>
53 <sub>HEX</sub>	<a href="#">VDD Entity ID</a>	63 <sub>HEX</sub>	<a href="#">Fan10 Entity ID</a>
54 <sub>HEX</sub>	<a href="#">VSB5V Entity ID</a>	64 <sub>HEX</sub>	<a href="#">Fan11 Entity ID</a>
55 <sub>HEX</sub>	<a href="#">VBAT Entity ID</a>	65 <sub>HEX</sub>	<a href="#">Fan12 Entity ID</a>
56 <sub>HEX</sub>	<a href="#">VSEN1 Entity ID</a>	66 <sub>HEX</sub>	<a href="#">TD1 Entity ID</a>
57 <sub>HEX</sub>	<a href="#">VSEN2 Entity ID</a>	67 <sub>HEX</sub>	<a href="#">TD2 Entity ID</a>
58 <sub>HEX</sub>	<a href="#">3VSEN Entity ID</a>	68 <sub>HEX</sub>	<a href="#">TD3 Entity ID</a>
59 <sub>HEX</sub>	<a href="#">12VSEN Entity ID</a>	69 <sub>HEX</sub>	<a href="#">TD4 Entity ID</a>
5A <sub>HEX</sub>	<a href="#">Fan1 Entity ID</a>	6A <sub>HEX</sub>	<a href="#">TR1 Entity ID</a>
5B <sub>HEX</sub>	<a href="#">Fan2 Entity ID</a>	6B <sub>HEX</sub>	<a href="#">TR2 Entity ID</a>
5C <sub>HEX</sub>	<a href="#">Fan3 Entity ID</a>	6C <sub>HEX</sub>	<a href="#">Chassis Entity ID</a>
5D <sub>HEX</sub>	<a href="#">Fan4 Entity ID</a>	6D <sub>HEX</sub>	
5E <sub>HEX</sub>	<a href="#">Fan5 Entity ID</a>	6E <sub>HEX</sub>	
5F <sub>HEX</sub>	<a href="#">Fan6 Entity ID</a>	6F <sub>HEX</sub>	
<b>BANK 1 ADDRESS 70-8F</b>			
70 <sub>HEX</sub>	<a href="#">VCoreA/VCoreB EntityID</a>	80 <sub>HEX</sub>	<a href="#">Remote PowerOn Command</a>
71 <sub>HEX</sub>	<a href="#">VDD/Vtt EntityID</a>	81 <sub>HEX</sub>	<a href="#">Remote Power Off Command</a>
72 <sub>HEX</sub>	<a href="#">VBAT/VSB EntityID</a>	82 <sub>HEX</sub>	<a href="#">Remote Reset Command</a>
73 <sub>HEX</sub>	<a href="#">VCoreA/VCoreB EntityID</a>	83 <sub>HEX</sub>	
74 <sub>HEX</sub>	<a href="#">VSEN1/VSEN2 EntityID</a>	84 <sub>HEX</sub>	
75 <sub>HEX</sub>	<a href="#">12VSEN/3VSEN EntityID</a>	85 <sub>HEX</sub>	
76 <sub>HEX</sub>	<a href="#">Fan1/2 EntityID</a>	86 <sub>HEX</sub>	
77 <sub>HEX</sub>	<a href="#">Fan3/4 EntityID</a>	87 <sub>HEX</sub>	



Bank 1, continued.

INDEX	REGISTER NAME	INDEX	REGISTER NAME
78 <sub>HEX</sub>	<a href="#">Fan5/6 EntityID</a>	88 <sub>HEX</sub>	
79 <sub>HEX</sub>	<a href="#">Fan7/8 EntityID</a>	89 <sub>HEX</sub>	
7A <sub>HEX</sub>	<a href="#">Fan9/10 EntityID</a>	8A <sub>HEX</sub>	
7B <sub>HEX</sub>	<a href="#">Fan11/12 EntityID</a>	8B <sub>HEX</sub>	
7C <sub>HEX</sub>	<a href="#">TD1/2 EntityID</a>	8C <sub>HEX</sub>	
7D <sub>HEX</sub>	<a href="#">TD3/4 EntityID</a>	8D <sub>HEX</sub>	
7E <sub>HEX</sub>	<a href="#">Chassis EntityID</a>	8E <sub>HEX</sub>	
7F <sub>HEX</sub>	<a href="#">Power On Option</a>	8F <sub>HEX</sub>	

## BANK 2

INDEX	REGISTER NAME	INDEX	REGISTER NAME
<b>BANK 2 ADDRESS 00-1F</b>			
00 <sub>HEX</sub>	<a href="#">Bank Select</a>	10 <sub>HEX</sub>	<a href="#">TD1 Target Temperature</a>
01 <sub>HEX</sub>	<a href="#">TD1 Fan Mapping Select</a>	11 <sub>HEX</sub>	<a href="#">TD2 Target Temperature</a>
02 <sub>HEX</sub>	<a href="#">TD2 Fan Mapping Select</a>	12 <sub>HEX</sub>	<a href="#">TD3 Target Temperature</a>
03 <sub>HEX</sub>	<a href="#">TD3 Fan Mapping Select</a>	13 <sub>HEX</sub>	<a href="#">TD4 Target Temperature</a>
04 <sub>HEX</sub>	<a href="#">TD4 Fan Mapping Select</a>	14 <sub>HEX</sub>	<a href="#">TR1 Target Temperature</a>
05 <sub>HEX</sub>	<a href="#">TR1 Fan Mapping Select</a>	15 <sub>HEX</sub>	<a href="#">TR2 Target Temperature</a>
06 <sub>HEX</sub>	<a href="#">TR2 Fan Mapping Select</a>	16 <sub>HEX</sub>	
07 <sub>HEX</sub>	<a href="#">Fan Control Mode Select</a>	17 <sub>HEX</sub>	
08 <sub>HEX</sub>	<a href="#">TD1/2 Temp Tolerance</a>	18 <sub>HEX</sub>	<a href="#">Fan1 Nonstop Duty Cycle</a>
09 <sub>HEX</sub>	<a href="#">TD3/4 Temp Tolerance</a>	19 <sub>HEX</sub>	<a href="#">Fan2 Nonstop Duty Cycle</a>
0A <sub>HEX</sub>	<a href="#">TR1/2 Temp Tolerance</a>	1A <sub>HEX</sub>	<a href="#">Fan3 Nonstop Duty Cycle</a>
0B <sub>HEX</sub>		1B <sub>HEX</sub>	<a href="#">Fan4 Nonstop Duty Cycle</a>
0C <sub>HEX</sub>		1C <sub>HEX</sub>	<a href="#">Fan5 Nonstop Duty Cycle</a>
0D <sub>HEX</sub>	<a href="#">Winbond Vendor ID</a>	1D <sub>HEX</sub>	<a href="#">Fan6 Nonstop Duty Cycle</a>
0E <sub>HEX</sub>	<a href="#">Winbond Chip ID</a>	1E <sub>HEX</sub>	<a href="#">Fan7 Nonstop Duty Cycle</a>
0F <sub>HEX</sub>	<a href="#">Winbond Device ID</a>	1F <sub>HEX</sub>	<a href="#">Fan8 Nonstop Duty Cycle</a>
<b>BANK 2 ADDRESS 20-3F</b>			
20 <sub>HEX</sub>	<a href="#">Fan1 Start Duty Cycle</a>	30 <sub>HEX</sub>	<a href="#">TD1 Temp Level01</a>
21 <sub>HEX</sub>	<a href="#">Fan2 Start Duty Cycle</a>	31 <sub>HEX</sub>	<a href="#">TD1 Temp Level12</a>
22 <sub>HEX</sub>	<a href="#">Fan3 Start Duty Cycle</a>	32 <sub>HEX</sub>	<a href="#">TD1 Temp Level23</a>
23 <sub>HEX</sub>	<a href="#">Fan4 Start Duty Cycle</a>	33 <sub>HEX</sub>	<a href="#">TD1 Temp Level34</a>



Bank 2, continued.

INDEX	REGISTER NAME	INDEX	REGISTER NAME
24 <sub>HEX</sub>	<a href="#">Fan5 Start Duty Cycle</a>	34 <sub>HEX</sub>	<a href="#">TD1 Temp Level45</a>
25 <sub>HEX</sub>	<a href="#">Fan6 Start Duty Cycle</a>	35 <sub>HEX</sub>	<a href="#">TD1 Temp Level56</a>
26 <sub>HEX</sub>	<a href="#">Fan7 Start Duty Cycle</a>	36 <sub>HEX</sub>	<a href="#">TD1 Temp Level67</a>
27 <sub>HEX</sub>	<a href="#">Fan8 Start Duty Cycle</a>	37 <sub>HEX</sub>	
28 <sub>HEX</sub>	<a href="#">Fan1 Stop Time</a>	38 <sub>HEX</sub>	<a href="#">TD1 Fan Level0</a>
29 <sub>HEX</sub>	<a href="#">Fan2 Stop Time</a>	39 <sub>HEX</sub>	<a href="#">TD1 Fan Level1</a>
2A <sub>HEX</sub>	<a href="#">Fan3 Stop Time</a>	3A <sub>HEX</sub>	<a href="#">TD1 Fan Level2</a>
2B <sub>HEX</sub>	<a href="#">Fan4 Stop Time</a>	3B <sub>HEX</sub>	<a href="#">TD1 Fan Level3</a>
2C <sub>HEX</sub>	<a href="#">Fan5 Stop Time</a>	3C <sub>HEX</sub>	<a href="#">TD1 Fan Level4</a>
2D <sub>HEX</sub>	<a href="#">Fan6 Stop Time</a>	3D <sub>HEX</sub>	<a href="#">TD1 Fan Level5</a>
2E <sub>HEX</sub>	<a href="#">Fan7 Stop Time</a>	3E <sub>HEX</sub>	<a href="#">TD1 Fan Level6</a>
2F <sub>HEX</sub>	<a href="#">Fan8 Stop Time</a>	3F <sub>HEX</sub>	
<b>BANK 2 ADDRESS 40-5F</b>			
40 <sub>HEX</sub>	<a href="#">TD2 Temp Level01</a>	50 <sub>HEX</sub>	<a href="#">TD3 Temp Level01</a>
41 <sub>HEX</sub>	<a href="#">TD2 Temp Level12</a>	51 <sub>HEX</sub>	<a href="#">TD3 Temp Level12</a>
42 <sub>HEX</sub>	<a href="#">TD2 Temp Level23</a>	52 <sub>HEX</sub>	<a href="#">TD3 Temp Level23</a>
43 <sub>HEX</sub>	<a href="#">TD2 Temp Level34</a>	53 <sub>HEX</sub>	<a href="#">TD3 Temp Level34</a>
44 <sub>HEX</sub>	<a href="#">TD2 Temp Level45</a>	54 <sub>HEX</sub>	<a href="#">TD3 Temp Level45</a>
45 <sub>HEX</sub>	<a href="#">TD2 Temp Level56</a>	55 <sub>HEX</sub>	<a href="#">TD3 Temp Level56</a>
46 <sub>HEX</sub>	<a href="#">TD2 Temp Level67</a>	56 <sub>HEX</sub>	<a href="#">TD3 Temp Level67</a>
47 <sub>HEX</sub>		57 <sub>HEX</sub>	
48 <sub>HEX</sub>	<a href="#">TD2 Fan Level0</a>	58 <sub>HEX</sub>	<a href="#">TD3 Fan Level0</a>
49 <sub>HEX</sub>	<a href="#">TD2 Fan Level1</a>	59 <sub>HEX</sub>	<a href="#">TD3 Fan Level1</a>
4A <sub>HEX</sub>	<a href="#">TD2 Fan Level2</a>	5A <sub>HEX</sub>	<a href="#">TD3 Fan Level2</a>
4B <sub>HEX</sub>	<a href="#">TD2 Fan Level3</a>	5B <sub>HEX</sub>	<a href="#">TD3 Fan Level3</a>
4C <sub>HEX</sub>	<a href="#">TD2 Fan Level4</a>	5C <sub>HEX</sub>	<a href="#">TD3 Fan Level4</a>
4D <sub>HEX</sub>	<a href="#">TD2 Fan Level5</a>	5D <sub>HEX</sub>	<a href="#">TD3 Fan Level5</a>
4E <sub>HEX</sub>	<a href="#">TD2 Fan Level6</a>	5E <sub>HEX</sub>	<a href="#">TD3 Fan Level6</a>
4F <sub>HEX</sub>		5F <sub>HEX</sub>	
<b>BANK 2 ADDRESS 60-7F</b>			
60 <sub>HEX</sub>	<a href="#">TD4 Temp Level01</a>	70 <sub>HEX</sub>	<a href="#">TR1 Temp Level01</a>
61 <sub>HEX</sub>	<a href="#">TD4 Temp Level12</a>	71 <sub>HEX</sub>	<a href="#">TR1 Temp Level12</a>




Bank 1, continued.


INDEX	REGISTER NAME	INDEX	REGISTER NAME
62 <sub>HEX</sub>	<a href="#">TD4 Temp Level23</a>	72 <sub>HEX</sub>	<a href="#">TR1 Temp Level23</a>
63 <sub>HEX</sub>	<a href="#">TD4 Temp Level34</a>	73 <sub>HEX</sub>	<a href="#">TR1 Temp Level34</a>
64 <sub>HEX</sub>	<a href="#">TD4 Temp Level45</a>	74 <sub>HEX</sub>	<a href="#">TR1 Temp Level45</a>
65 <sub>HEX</sub>	<a href="#">TD4 Temp Level56</a>	75 <sub>HEX</sub>	<a href="#">TR1 Temp Level56</a>
66 <sub>HEX</sub>	<a href="#">TD4 Temp Level67</a>	76 <sub>HEX</sub>	<a href="#">TR1 Temp Level67</a>
67 <sub>HEX</sub>		77 <sub>HEX</sub>	
68 <sub>HEX</sub>	<a href="#">TD4 Fan Level0</a>	78 <sub>HEX</sub>	<a href="#">TR1 Fan Level0</a>
69 <sub>HEX</sub>	<a href="#">TD4 Fan Level1</a>	79 <sub>HEX</sub>	<a href="#">TR1 Fan Level1</a>
6A <sub>HEX</sub>	<a href="#">TD4 Fan Level2</a>	7A <sub>HEX</sub>	<a href="#">TR1 Fan Level2</a>
6B <sub>HEX</sub>	<a href="#">TD4 Fan Level3</a>	7B <sub>HEX</sub>	<a href="#">TR1 Fan Level3</a>
6C <sub>HEX</sub>	<a href="#">TD4 Fan Level4</a>	7C <sub>HEX</sub>	<a href="#">TR1 Fan Level4</a>
6D <sub>HEX</sub>	<a href="#">TD4 Fan Level5</a>	7D <sub>HEX</sub>	<a href="#">TR1 Fan Level5</a>
6E <sub>HEX</sub>	<a href="#">TD4 Fan Level6</a>	7E <sub>HEX</sub>	<a href="#">TR1 Fan Level6</a>
6F <sub>HEX</sub>		7F <sub>HEX</sub>	
<b>BANK 2 ADDRESS 80-8F</b>			
80 <sub>HEX</sub>	<a href="#">TR2 Temp Level01</a>	88 <sub>HEX</sub>	<a href="#">TR2 Fan Level0</a>
81 <sub>HEX</sub>	<a href="#">TR2 Temp Level12</a>	89 <sub>HEX</sub>	<a href="#">TR2 Fan Level1</a>
82 <sub>HEX</sub>	<a href="#">TR2 Temp Level23</a>	8A <sub>HEX</sub>	<a href="#">TR2 Fan Level2</a>
83 <sub>HEX</sub>	<a href="#">TR2 Temp Level34</a>	8B <sub>HEX</sub>	<a href="#">TR2 Fan Level3</a>
84 <sub>HEX</sub>	<a href="#">TR2 Temp Level45</a>	8C <sub>HEX</sub>	<a href="#">TR2 Fan Level4</a>
85 <sub>HEX</sub>	<a href="#">TR2 Temp Level56</a>	8D <sub>HEX</sub>	<a href="#">TR2 Fan Level5</a>
86 <sub>HEX</sub>	<a href="#">TR2 Temp Level67</a>	8E <sub>HEX</sub>	<a href="#">TR2 Fan Level6</a>
87 <sub>HEX</sub>		8F <sub>HEX</sub>	



## 12. THE TOP MARKING




- Left Winbond Logo.  
First Line IC part number: W83793R; R means SSOP, leaded package.  
Second Line Serial number  
Third Line Tracking Code: 6 06 G B UB for Package information  
6 Package is made in 2006  
06 Week: 06  
G Assembly house ID; G means Greatek; A means ASE; O means OSE  
C IC version  
UB Mask version



- Left Winbond Logo.  
First Line IC part number: W83793G; G means Pb-free package.  
Second Line Serial number  
Third Line Tracking Code: 6 06 G B UB for Package information  
6 Package is made in 2006  
06 Week: 06  
G Assembly house ID; G means Greatek; A means ASE; O means OSE  
C IC version  
UB Mask version

### 13. PACKAGE DRAWING AND DIMENSIONS

(56-pin SSOP 300mil)





## Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.



### Headquarters

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5665577  
<http://www.winbond.com.tw/>

### Taipei Office

9F, No.480, Rueiguang Rd.,  
Neihu District, Taipei, 114,  
Taiwan, R.O.C.  
TEL: 886-2-8177-7168  
FAX: 886-2-8751-3579

### Winbond Electronics Corporation America

2727 North First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 1-408-9436666  
FAX: 1-408-5441798

### Winbond Electronics Corporation Japan

7F Daini-ueno BLDG, 3-7-18  
Shinyokohama Kohoku-ku,  
Yokohama, 222-0033  
TEL: 81-45-4781881  
FAX: 81-45-4781800

### Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai,  
200336 China  
TEL: 86-21-62365999  
FAX: 86-21-62365998

### Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,  
No. 378 Kwun Tong Rd.,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*