Wide Temperature Range Version 16 M SRAM (1-Mword × 16-bit)

HITACHI

ADE-203-1248A(Z) Preliminary Rev. 0.1 Sep. 27, 2001

Description

The Hitachi HM62V16102I Series is 16-Mbit static RAM organized 1-Mword \times 16-bit. HM62V16102I Series has realized higher density, higher performance and low power consumption by employing Hi-CMOS process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged in 48 bumps chip size package with 0.75 mm bump pitch for high density surface mounting.

Features

- Single 2.5 V and 3.0 V supply: 2.2 V to 3.6 V
- Fast access time: 25/35 ns (max)
- Page access time: 15/20 ns (max)
- Power dissipation:
 - Active: TBD (typ)
 - Standby: $1.5 \mu W$ (typ)
- Completely static memory.
 - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
 - Three state output
- Battery backup operation.
 - 2 chip selection for battery backup
- Temperature range: -40 to $+85^{\circ}C$


Preliminary: The specification of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specification.



Ordering Information

| Туре No. | Access time | Package |
|--|----------------|--|
| HM62V16102LBPI-2 HM62V16102LBPI-3 | 25 ns 35 ns | 48-bumps CSP with 0.75 mm bump pitch (TBD) |
| HM62V16102LBPI-2SL HM62V16102LBPI-3SL | 25 ns 35 ns | |

Pin Arrangement



Pin Description

| Pin name | Function |
|------------------|--------------------------|
| A0 to A19 | Address input |
| I/O0 to I/O15 | Data input/output |
| CS1 | Chip select 1 |
| CS2 | Chip select 2 |
| WE | Write enable |
| ŌĒ | Output enable |
| LB | Lower byte select |
| UB | Upper byte select |
| V _{cc} | Power supply |
| V _{ss} | Ground |
| NU* ¹ | Not used (test mode pin) |

Note: 1. This pin should be connected to a ground (V_{ss}) , or not be connected (open).

Block Diagram

TBD

Operation Table

| CS1 | CS2 | WE | ŌE | UB | LB | I/O0 to I/O7 | I/O8 to I/O15 | Operation |
|-----|-----|----|----|----|----|--------------|---------------|------------------|
| Н | × | × | × | × | × | High-Z | High-Z | Standby |
| × | L | × | × | × | × | High-Z | High-Z | Standby |
| × | × | × | × | Н | Н | High-Z | High-Z | Standby |
| L | Н | Н | L | L | L | Dout | Dout | Read |
| L | Н | Н | L | Н | L | Dout | High-Z | Lower byte read |
| L | Н | Н | L | L | Н | High-Z | Dout | Upper byte read |
| L | Н | L | × | L | L | Din | Din | Write |
| L | Н | L | × | Н | L | Din | High-Z | Lower byte write |
| L | Н | L | × | L | Н | High-Z | Din | Upper byte write |
| L | Н | Η | Н | × | × | High-Z | High-Z | Output disable |

Note: H: V_{IH}, L: V_{IL}, \times : V_{IH} or V_{IL}

Absolute Maximum Ratings

| V _{cc} | -0.5 to + 4.6 | V |
|-----------------|--|--|
| V _T | -0.5^{*1} to V _{cc} + 0.3 ^{*2} | V |
| P _T | 1.0 | W |
| Tstg | -55 to +125 | °C |
| Tbias | -40 to +85 | °C |
| | V _T P _T Tstg | V_{T} -0.5^{*1} to $V_{cc} + 0.3^{*2}$ P_{T} 1.0 Tstg -55 to +125 Tbias -40 to +85 |

Notes: 1. V_{T} min: -2.0 V for pulse half-width \leq 10 ns.

2. Maximum voltage is +4.6 V.

DC Operating Conditions

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|---------------------------|-----------------|---------------------|---------|----------------------|------|------|
| Supply voltage | V _{cc} | 2.2 | 2.5/3.0 | 3.6 | V | |
| | V_{SS} | 0 | 0 | 0 | V | |
| Input high voltage | V _{IH} | $0.75 	imes V_{cc}$ | — | $V_{cc} + 0.3$ | V | |
| Input low voltage | V _{IL} | -0.3 | — | $0.25 \times V_{cc}$ | V | 1 |
| Ambient temperature range | Та | -40 | _ | 85 | °C | |

Note: 1. V_{IL} min: -2.0 V for pulse half-width \leq 10 ns.

DC Characteristics

| Parameter | | Symbol | Min | Typ*1 | Max | Unit | Test conditions |
|---------------------|---------------------------|-------------------------------|----------------|-------|-----|------|---|
| Input leakage | e current | I _{LI} | _ | | 1 | μA | $Vin = V_{ss} to V_{cc}$ |
| Output leaka | ige current | I _{lo} | _ | | 1 | μA | |
| Operating cu | irrent | I _{cc} | | | 1 | mA | $\overline{\text{CS1}} = 0.2 \text{ V}, \text{ CS2} = \text{V}_{\text{cc}} - 0.2 \text{ V}, \\ \text{Others} = \text{V}_{\text{cc}} - 0.2 \text{ V}/0.2 \text{ V}, \\ \text{I}_{\text{IO}} = 0 \text{ mA}$ |
| Average ope | erating current | I _{cc1} | _ | | 50 | mA | |
| | | I _{CC2} | _ | _ | 15 | mA | Cycle time = 70 ns, duty = 100%, $I_{VO} = 0 \text{ mA}, \overline{CS1} = 0.2 \text{ V},$ $CS2 = V_{CC} - 0.2 \text{ V},$ Others = $V_{CC} - 0.2 \text{ V}/0.2 \text{ V}$ |
| | | I _{CC3} | _ | | 5 | mA | $\begin{array}{l} \hline Cycle \mbox{ time } = 1 \ \mbox{ \mu s}, \mbox{ duty } = 100\%, \\ I_{ \mbox{ V}} = 0 \ \mbox{ mA}, \ \overline{CS1} \leq 0.2 \ \mbox{ V}, \\ \hline CS2 \geq V_{ \mbox{ CS}} - 0.2 \ \mbox{ V} \\ V_{ \mbox{ H}} \geq V_{ \mbox{ CC}} - 0.2 \ \mbox{ V} \end{array}$ |
| Standby curr | Standby current | | — | 0.5 | 30 | μΑ | $\begin{array}{l} 0 \ V \leq Vin \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ \overline{CS1} \geq V_{cc} - 0.2 \ V, \\ CS2 \geq V_{cc} - 0.2 \ V \ or \\ (3) \ \overline{LB} = \overline{UB} \geq V_{cc} - 0.2 \ V, \\ \underline{CS2} \geq V_{cc} - 0.2 \ V, \\ \overline{CS1} \leq 0.2 \ V \end{array}$ |
| | | _{SB1} * ³ | _ | 0.5 | 5 | μA | - |
| Output high voltage | V_{cc} = 2.7 V to 3.6 V | | 2.2 | | | V | I _{OH} = -1 mA |
| | V_{cc} = 2.2 V to 3.6 V | V _{OH} | $V_{cc} - 0.2$ | | _ | V | I _{oH} = −100 μA |
| Output low | V_{cc} = 2.7 V to 3.6 V | V _{OL} | | _ | 0.4 | V | $I_{OL} = 2 \text{ mA}$ |
| voltage | | | | | | | |

Notes: 1. Typical values are at V_{cc} = 2.5 V/3.0 V, Ta = +25°C and not guaranteed.

2. This characteristic is guaranteed only for L-version.

3. This characteristic is guaranteed only for L-SL version.

Capacitance (Ta = $+25^{\circ}$ C, f = 1.0 MHz)


| Parameter | Symbol | Min | Тур | Max | Unit | Test conditions | Note |
|--------------------------|------------------|-----|-----|-----|------|-----------------|------|
| Input capacitance | Cin | | — | 8 | pF | Vin = 0 V | 1 |
| Input/output capacitance | C _{I/O} | _ | | 10 | pF | $V_{I/O} = 0 V$ | 1 |

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = -40 to $+85^{\circ}$ C, V_{CC} = 2.2 V to 3.6 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: $V_{IL} = 0 V$, $V_{IH} = V_{CC}$
- Input rise and fall time: 3 ns
- Input and output timing reference levels: $0.5 \times V_{CC}$
- Output load: See figures (Including scope and jig)



Read Cycle

| | | HM62V16102I | | | | | |
|------------------------------------|-------------------|-------------|-----|-----|-----|------|---------|
| | | -2 | | -3 | | _ | |
| Parameter | Symbol | Min | Мах | Min | Max | Unit | Notes |
| Read cycle time | t _{RC} | 25 | _ | 35 | _ | ns | |
| Address access time | t _{AA} | | 25 | | 35 | ns | |
| Chip select access time | t _{ACS1} | — | 25 | | 35 | ns | |
| | t _{ACS2} | _ | 25 | | 35 | ns | |
| Output enable to output valid | t _{oe} | | 15 | | 20 | ns | |
| Output hold from address change | t _{oH} | 5 | — | 5 | — | ns | |
| LB, UB access time | t _{BA} | | 25 | | 35 | ns | |
| Chip select to output in low-Z | t _{CLZ1} | 5 | _ | 5 | _ | ns | 2, 3 |
| | t _{CLZ2} | 5 | — | 5 | _ | ns | 2, 3 |
| LB, UB enable to low-z | t _{BLZ} | 5 | _ | 5 | _ | ns | 2, 3 |
| Output enable to output in low-Z | t _{oLZ} | 3 | | 3 | | ns | 2, 3 |
| Chip deselect to output in high-Z | t _{CHZ1} | 0 | 12 | 0 | 15 | ns | 1, 2, 3 |
| | t _{CHZ2} | 0 | 12 | 0 | 15 | ns | 1, 2, 3 |
| LB, UB disable to high-Z | t _{BHZ} | 0 | 12 | 0 | 15 | ns | 1, 2, 3 |
| Output disable to output in high-Z | t _{oHZ} | 0 | 12 | 0 | 15 | ns | 1, 2, 3 |

Page Mode Cycle

| | | HM62V16102I | | | | | |
|--------------------------|-----------------|-------------|-----|-----|-----|------|-------|
| | | -2 | | -3 | | - | |
| Parameter | Symbol | Min | Max | Min | Мах | Unit | Notes |
| Page read cycle time | t _{PC} | 15 | _ | 20 | _ | ns | |
| Page address access time | t _{PA} | _ | 15 | _ | 20 | ns | |

Write Cycle

| | | HM62V16102I | | | | | |
|------------------------------------|------------------|-------------|-----|-----|-----|------|-------|
| | | -2 | | -3 | | _ | |
| Parameter | Symbol | Min | Max | Min | Max | Unit | Notes |
| Write cycle time | t _{wc} | 25 | | 35 | | ns | |
| Address valid to end of write | t _{AW} | 20 | | 30 | | ns | |
| Chip selection to end of write | t _{cw} | 20 | | 30 | | ns | 5 |
| Write pulse width | t _{wP} | 20 | | 25 | | ns | 4 |
| LB, UB valid to end of write | t _{BW} | 20 | | 30 | | ns | |
| Address setup time | t _{AS} | 0 | _ | 0 | _ | ns | 6 |
| Write recovery time | t _{wR} | 0 | | 0 | | ns | 7 |
| Data to write time overlap | t _{DW} | 15 | | 15 | | ns | |
| Data hold from write time | t _{DH} | 0 | _ | 0 | _ | ns | |
| Output active from end of write | t _{ow} | 5 | | 5 | | ns | 2 |
| Output disable to output in High-Z | t _{oHZ} | 0 | 12 | 0 | 15 | ns | 1, 2 |
| Write to output in high-Z | t _{wHZ} | 0 | 12 | 0 | 15 | ns | 1, 2 |


Notes: 1. t_{CHZ}, t_{OHZ}, t_{WHZ} and t_{BHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.


- 3. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.
- 4. A write occures during the overlap of a low CS1, a high CS2, a low WE and a low LB or a low UB. A write begins at the latest transition among CS1 going low, CS2 going high, WE going low and LB going low or UB going low. A write ends at the earliest transition among CS1 going high, CS2 going low, WE going high and LB going high or UB going high. t_{wP} is measured from the beginning of write to the end of write.
- 5. t_{cw} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
- 6. t_{AS} is measured from the address valid to the beginning of write.
- 7. t_{WR} is measured from the earliest of $\overline{CS1}$ or \overline{WE} going high or CS2 going low to the end of write cycle.

Timing Waveform


Read Cycle




Page Mode Cycle




Write Cycle (1) (WE Clock)



Write Cycle (2) (\overline{CS} Clock, $\overline{OE} = V_{IH}$)



Write Cycle (3) (\overline{LB} , \overline{UB} Clock, $\overline{OE} = V_{IH}$)



| Parameter | Symbol | Min | Typ* ⁴ | Max | Unit | Test conditions*3 |
|--------------------------------------|----------------------|--------------------|-------------------|-----|------|---|
| $V_{\rm cc}$ for data retention | V _{dr} | 1.2 | _ | 3.6 | V | $ \begin{array}{l} \mbox{Vin} \geq 0\mbox{V} \\ (1) \ 0 \ \mbox{V} \leq CS2 \leq 0.2 \ \mbox{V} \ \mbox{or} \\ (2) \ \ CS2 \geq \mbox{V}_{\rm CC} - 0.2 \ \mbox{V}, \\ \hline \ \ \overline{CS1} \geq \mbox{V}_{\rm CC} - 0.2 \ \mbox{V} \ \mbox{or} \\ (3) \ \ \overline{LB} = \overline{UB} \geq \mbox{V}_{\rm CC} - 0.2 \ \mbox{V}, \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$ |
| Data retention current | I _{CCDR} *1 | _ | 0.5 | 30 | μΑ | $ \begin{array}{l} V_{cc} = 1.5 \ V, \ Vin \geq 0V \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ CS2 \geq V_{cc} - 0.2 \ V, \\ \hline CS1 \geq V_{cc} - 0.2 \ V \ or \\ (3) \ \overline{LB} = \overline{UB} \geq V_{cc} - 0.2 \ V, \\ \hline CS2 \geq V_{cc} - 0.2 \ V, \\ \hline CS1 \leq 0.2 \ V \end{array} $ |
| | I _{CCDR} *2 | _ | 0.5 | 5 | μA | |
| Chip deselect to data retention time | t _{CDR} | 0 | | _ | ns | See retention waveform |
| Operation recovery time | t _R | t _{RC} *5 | | _ | ns | |


Low V_{cc} Data Retention Characteristics (Ta = -40 to +85°C)


Notes: 1. This characteristic is guaranteed only for L-version.


2. This characteristic is guaranteed only for L-SL version.


3. CS2 controls address buffer, WE buffer, CS1 buffer, OE buffer, LB, UB buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE, OE, CS1, LB, UB, I/O) can be in the high impedance state. If CS1 controls data retention mode, CS2 must be CS2 ≥ V_{cc} – 0.2 V or 0 V ≤ CS2 ≤ 0.2 V. The other input levels (address, WE, OE, LB, UB, I/O) can be in the high impedance state.

- 4. Typical values are at V_{cc} = 1.5 V, Ta = +25 $^\circ\text{C}$ and not guaranteed.
- 5. t_{RC} = read cycle time.










Low V_{CC} Data Retention Timing Waveform (3) (\overline{LB} , \overline{UB} Controlled)



Package Dimensions

HM62V16102LBPI Series (TBD)

TBD

Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

Fax: <49> (89) 9 29 30 00

URL http://www.hitachisemiconductor.com/

For further information write to:

Hitachi Semiconductor Hitachi Europe Ltd. Hitachi Asia Ltd. Hitachi Asia (Hong Kong) Ltd. (America) Inc. Electronic Components Group Hitachi Tower Group III (Electronic Components) 179 East Tasman Drive Whitebrook Park 16 Collyer Quay #20-00 7/F North Tower San Jose, CA 95134 Lower Cookham Road Singapore 049318 World Finance Centre. Tel: <1> (408) 433-1990 Maidenhead Tel : <65>-538-6533/538-8577 Harbour City, Canton Road Fax: <1>(408) 433-0223 Berkshire SL6 8YA, United Kingdom Fax : <65>-538-6933/538-3877 Tsim Sha Tsui, Kowloon Hong Kong Tel: <44> (1628) 585000 URL : http://semiconductor.hitachi.com.sg Tel : <852>-(2)-735-9218 Fax : <852>-(2)-730-0281 Fax: <44> (1628) 585200 Hitachi Asia Ltd URL : http://semiconductor.hitachi.com.hk Hitachi Europe GmbH (Taipei Branch Office) Electronic Components Group 4/F, No. 167, Tun Hwa North Road Dornacher Straße 3 Hung-Kuo Building D-85622 Feldkirchen Taipei (105), Taiwan Postfach 201, D-85619 Feldkirchen Tel: <886>-(2)-2718-3666 Germany Fax : <886>-(2)-2718-8180 Tel: <49> (89) 9 9180-0 Telex : 23222 HAS-TP

> Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan. Colophon 5.0

HITACHI

URL : http://www.hitachi.com.tw