### **Features**

- Can be used as either 1 off 512k x 32, 2 off 512k x 16 or 4 off 512k x 8
- Operating Voltage: 3.3V ± 0.3V
- Access Time:
  - AT68166FT (5V Tolerant)
    - . 25 ns (preliminary information)
    - . 17 ns (advanced information)
  - AT68166F
    - . 15 ns (advanced information)
- Very Low Power Consumption
  - AT68166FT (5V Tolerant)
    - . Active: 540 mW per byte (Max) @ 25 ns 450 mW per byte (Max) @ 50ns
    - . Standby: 15 mW (Typ)
  - AT68166F
    - . Active: 650 mW per byte (Max) @ 15 ns 540 mW per byte (Max) @ 25ns
    - . Standby: 15 mW (Typ)
- Military Temperature Range: -55 to +125°C
- TTL-Compatible Inputs and Outputs
- Asynchronous
- Die manufactured on Atmel 0.25 µm Radiation Hardened Process
- No Single Event Latch Up below LET Threshold of 80 MeV/mg/cm<sup>2</sup>
- Tested up to a Total Dose of 300 krads (Si) according to MIL-STD-883 Method 1019
- ESD Better than 4000V for the AT68166F
- ESD Better than 2000V for the AT68166FT
- . Quality Grades: ESCC, QML-Q or V
- 950 Mils Wide MQFPT 68 Package
- Mass: 8.5 grams

### **Description**

The AT68166F/FT is a 16Mbit Radiation Hardened hermetic Multi Chip Module (MCM), made of very low-power CMOS asynchronous static RAM which can be organized as 1 bank off 512K x 32, 2 banks off 512Kx16, or 4 banks off 512Kx8. It is built with 4 dies of the AT60142F/FT SRAM keeping all their basic characteristics: power consumption, stand by current, data retention, Multiple Bit Upset (MBU) immunity, etc.

This MCM takes full benefit of Atmel expertise in hermetic ceramic package assembly. The small size of the AT60142F/FT die allows for assembling it in a 68 pins quad flat pack which results into a package footprint compatible with products from other sources. Furthermore, all dies being assembled on the same package side makes power dissipation through the PCB much easier and more efficient.

This MCM brings the solution to applications where fast computing is as mandatory as low power consumption and higher integration density, saving 75% of the PCB area used when using the individually packaged 4MB SRAM.

The AT68166FT is biased at 3.3V and allows for 5V tolerance. It is available in 25 ns and 17 ns specification.

The AT68166F is biased at 3.3V and is not 5V tolerant. It is available in 15 ns specification.

The AT68166F/FT will be processed according to the test methods of the latest revision of the MIL-PRF-38535 or the ESCC 9000.



## Rad Hard 16 MegaBit SRAM Multi Chip Module

AT68166F AT68166FT

**Preliminary** 





### **Block Diagram**

Figure 1. AT68166F/FT Block Diagram





Figure 2. 512K x 8 Banks Block Diagram (AT60142F/FT)




# Pin Configuration

Table 1. AT68166F/FT pin assignement

Lead	Signal	Lead	Signal	Lead	Signal	Lead	Signal
1	I/O0[0]	18	VDD	35	I/O3[7]	52	VDD
2	I/O0[1]	19	A11	36	I/O3[6]	53	A10
3	I/O0[2]	20	A12	37	I/O3[5]	54	A9
4	I/O0[3]	21	A13	38	I/O3[4]	55	A8
5	I/O0[4]	22	A14	39	I/O3[3]	56	A7
6	I/O0[5]	23	A15	40	I/O3[2]	57	A6
7	I/O0[6]	24	A16	41	I/O3[1]	58	WE0
8	I/O0[7]	25	CS0	42	I/O3[0]	59	CS3
9	GND	26	OE	43	GND	60	GND
10	I/O1[0]	27	CS1	44	I/O2[7]	61	CS2
11	I/O1[1]	28	A17	45	I/O2[6]	62	A5
12	I/O1[2]	29	WE1	46	I/O2[5]	63	A4
13	I/O1[3]	30	WE2	47	I/O2[4]	64	А3
14	I/O1[4]	31	WE3	48	I/O2[3]	65	A2
15	I/O1[5]	32	A18	49	I/O2[2]	66	A1
16	I/O1[6]	33	NC	50	I/O2[1]	67	A0
17	I/O1[7]	34	NC	51	I/O2[0]	68	NC

Figure 3. AT68166F/FT pin assignement





### **Pin Description**

Table 2. Pin Names

Name	Description
A0 - A18	Address Inputs
I/O0 - I/O31	Data Input/Output
<u>CS0 - CS3</u>	Chip Select
WEO - WE3	Write Enable
ŌĒ	Output Enable
VCC	Power Supply
GND <sup>(1)</sup>	Ground

Note: 1. The package lid is connected to GND

**Table 3.** Truth Table<sup>(1)</sup>

CSx	WEx	ŌĒ	Inputs/Outputs	Mode
Н	Х	Х	Z	Standby
L	Н	L	Data Out	Read
L	L	Х	Data In	Write
L	Н	Н	Z	Output Disable

Note: 1. L=low, H=high, X= H or H, Z=high impedance.

### **Electrical Characteristics**

**Absolute Maximum Ratings\*** 

Supply Voltage to GND Potential:0.5V + 4	.6V
DC Input Voltage:GND -0.5V to 4.6	V <sup>(1)</sup>
DC Output Voltage High Z State: GND -0.5V to 4	.6V
Storage Temperature:65°C to + 15	0°C
Output Current Into Outputs (Low):	mΑ
Electro Statics Discharge Voltage <sup>(2)</sup> :> 4000V (MIL S 883D Method 3015.3)	TD

\*NOTE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. 7V for FT version.

2. For AT68166F. It is better than 2000V for AT68166FT.

**Military Operating Range** 

Operating Voltage	Operating Temperature		
3.3 ± 0.3V	-55°C to + 125°C		

### **Recommended DC Operating Conditions**

Parameter	Description	Min	Тур	Max	Unit
Vcc	Supply voltage	3	3.3	3.6	V
GND	Ground	0.0	0.0	0.0	V
V <sub>IL</sub>	Input low voltage	GND - 0.3	0.0	0.8	V
V <sub>IH</sub>	Input high voltage	2.2	-	V <sub>CC</sub> + 0.3 <sup>(1)</sup>	V

Note: 1. FT version: 5.5V in DC, 5.8V in transient conditions.

### Capacitance

Parameter	Description	Min	Тур	Max	Unit
C <sub>in</sub> <sup>(1)</sup> (OE and Ax)	Input capacitance	-	-	48	pF
C <sub>in</sub> <sup>(1)</sup> (CSx and WEx)	Input capacitance	-	-	12	pF
C <sub>io</sub> <sup>(1)</sup>	I/O capacitance	-	-	12	pF

Note: 1. Guaranteed but not tested.



### **DC Parameters**

Parameter	Description	Minimum	Typical	Maximum	Unit
IIX <sup>(1)</sup>	Input leakage current	-1	-	1	μΑ
IOZ <sup>(1)</sup>	Output leakage current	-1	_	1	μΑ
IIH <sup>(2)</sup> at 5.5V	Input Leakage Current (OE & Axx)	-	-	10	μΑ
IIH 4 at 5.5V	Input Leakage Current (WE & CS)	-	-	5	μА
IOZH <sup>(2)</sup> at 5.5V	Output Leakage Current			5	μΑ
VOL <sup>(3)</sup>	Output low voltage	-	_	0.4	V
VOH <sup>(4)</sup>	Output high voltage	2.4	_	_	V

- Notes: 1. GND <  $V_{IN}$  <  $V_{CC}$ , GND <  $V_{OUT}$  <  $V_{CC}$  Output Disabled. 2. FT version only:  $V_{IN}$  = 5.5V,  $V_{OUT}$  = 5.5V, Output Disabled. 3.  $V_{CC}$  min.  $I_{OL}$  = 8 mA (F version)  $I_{OL}$  = 6 mA (FT version) 4.  $V_{CC}$  min.  $I_{OH}$  = -4 mA

### Consumption

Symbol	Description	TAVAV/TAVAW Test Condition	AT68166FT-25 (preliminary)	AT68166FT-17 (advanced)	AT68166F-15 (advanced)	Unit	Value
I <sub>CCSB</sub> <sup>(1)</sup>	Standby Supply Current	_	10	10	10	mA	max
I <sub>CCSB1</sub> <sup>(2)</sup>	Standby Supply Current	-	8	8	8	mA	max
I <sub>CCOP</sub> <sup>(3)</sup> Read per byte	Dynamic Operating Current	15 ns 17 ns 25 ns 50 ns 1 µs	- - 150 85 15	- 170 150 85 15	180 - 150 85 15	mA	max
I <sub>CCOP</sub> <sup>(4)</sup> Write per byte	Dynamic Operating Current	15 ns 17 ns 25 ns 50 ns 1 µs	- - 150 125 110	- 155 150 125 110	160 - 150 125 110	mA	max

- Notes: 1. All  $\overline{CSx} \ge V_{IH}$ 2. All  $\overline{CSx} \ge V_{CC}$  0.3V


  - $\begin{array}{ll} \text{3.} & \text{F} = 1/_{\text{TAVAV}}, \, \text{I}_{\text{out}} = 0 \, \text{mA}, \, \overline{\text{WEx}} = \overline{\text{OE}} = \underline{\text{V}}_{\text{IH}}, \, \text{V}_{\text{IN}} = \text{GND/V}_{\text{CC}}, \, \text{V}_{\text{CC}} \, \text{max}. \\ \text{4.} & \text{F} = 1/_{\text{TAVAW}}, \, \text{I}_{\text{out}} = 0 \, \text{mA}, \, \overline{\text{WEx}} = \overline{\text{V}}_{\text{IL}}, \, \overline{\text{OE}} = \overline{\text{V}}_{\text{IH}}, \, \text{V}_{\text{IN}} = \text{GND/V}_{\text{CC}}, \, \text{V}_{\text{CC}} \, \text{max}. \\ \end{array}$

### **Data Retention** Mode

Atmel CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

- 1. During data retention chip select  $\overline{\text{CSx}}$  must be held high within  $V_{\text{CC}}$  to  $V_{\text{CC}}$  -0.2V.
- 2. Output Enable (OE) should be held high to keep the RAM outputs high impedance, minimizing power dissipation.
- 3. During power-up and power-down transitions  $\overline{CSx}$  and  $\overline{OE}$  must be kept between  $V_{CC}$  + 0.3V and 70% of  $V_{\text{CC}}$ .
- 4. The RAM can begin operation  $> t_R$  ns after  $V_{CC}$  reaches the minimum operation voltages

Figure 4. Data Retention Timing



### **Data Retention Characteristics**


Parameter	Description	Min	Typ T <sub>A</sub> = 25°C	Max	Unit
V <sub>CCDR</sub>	V <sub>CC</sub> for data retention	2.0	_	_	V
t <sub>CDR</sub>	Chip deselect to data retention time	0.0	-	-	ns
t <sub>R</sub>	Operation recovery time	t <sub>AVAV</sub> (1)	-	-	ns
I <sub>CCDR</sub> (2)	Data retention current	_	3	6	mA

- 1.
- $$\begin{split} &T_{\text{AVAV}} = \text{Read cycle time.} \\ &\text{All CSx} = \text{V}_{\text{CC}}, \, \text{V}_{\text{IN}} = \text{GND/V}_{\text{CC}}. \end{split}$$



### **AC Characteristics**

Figure 5. AC Test Loads Waveforms



# TGLQX, TGHQZ)

### **Write Cycle**

**Table 4.** Write cycle timings<sup>(2)</sup>

		AT68166FT-25 (preliminary)		AT68166FT-17 (advanced)		AT68166F-15 (advanced)		
Symbol	Parameter	min	max	min	max	min	max	Unit
TAVAW	Write cycle time	20	-	17	-	15	-	ns
TAVWL	Address set-up time	2	-	0	-	0	-	ns
TAVWH	Address valid to end of write	14	-	8	-	8	-	ns
TDVWH	Data set-up time	9	-	7	-	7	-	ns
TELWH	CS low to write end	12	-	12	-	12	-	ns
TWLQZ	Write low to high Z <sup>(1)</sup>	-	10	-	7	-	6	ns
TWLWH	Write pulse width	12	-	8	-	8	-	ns
TWHAX	Address hold from end of write	0	-	0	-	0	-	ns
TWHDX	Data hold time	2	-	0	-	0	-	ns
TWHQX	Write high to low Z <sup>(1)</sup>	5	-	3	-	3	-	ns

Notes: 1. Parameters guaranteed, not tested, with output loading 5 pF. (See "AC Test Loads Waveforms" on page 8.)

2. Timings figures applicable for 8-bit, 16-bit and 32-bit mode.

Figure 6. Write Cycle 1. WE Controlled, OE High During Write




Figure 7. Write Cycle 2. WE Controlled, OE Low





Figure 8. Write Cycle 3. CS Controlled<sup>(1)</sup>



The internal write time of the memory is defined by the overlap of  $\overline{CS}$  Low and  $\overline{WE}$  LOW. Both signals must be activated to initiate a write and either signal can terminate a write by going in active mode. The data input setup and hold timing should be referenced to the active edge of the signal that terminates the write. Data out is high impedance if  $\overline{OE} = V_{IH}$ .



### **Read Cycle**


Table 5. Read cycle timings<sup>(2)</sup>

		AT68166FT-25 (preliminary)		AT68166FT-17 (advanced)		AT68166F-15 (advanced)		
Symbol	Parameter	min	max	min	max	min	max	Unit
TAVAV	Read cycle time	25		17		15		ns
TAVQV	Address access time		25		17		15	ns
TAVQX	Address valid to low Z	5		5		5		ns
TELQV	Chip-select access time		25		17		15	ns
TELQX	CS low to low Z <sup>(1)</sup>	5		5		5		ns
TEHQZ	CS high to high Z <sup>(1)</sup>		10		7		6	ns
TGLQV	Output Enable access time		12		8		6	ns
TGLQX	OE low to low Z <sup>(1)</sup>	2		2		2		ns
TGHQZ	OE high to high Z (1)		10		6		5	ns


Notes: 1. Parameters guaranteed, not tested, with output loading 5 pF. (See "AC Test Loads Waveforms" on page 8.)

2. Timings figures applicable for 8-bit, 16-bit and 32-bit mode.

Figure 9. Read Cycle nb 1: Address Controlled ( $\overline{CS} = \overline{OE} = V_{II}$ ,  $\overline{WE} = V_{IH}$ )



**Figure 10.** Read Cycle nb 2: Chip Select Controlled ( $\overline{WE} = V_{IH}$ )



# Typical Applications


This section presents some standard implementations of the AT68166F/FT in application.

## 32-bit mode application

When used on a 32-bit (word) application, the module shall be connected as follow:

- The 32 lines of data are connected to distinct data lines
- The four  $\overline{\text{CSx}}$  are connected together and linked to a single host  $\overline{\text{CS}}$  output
- Each one of the four WEx is connected to a dedicated WE line on the host to allow byte, half word and word format write.

Figure 11. 32-bit typical application (1 SRAM bank)




# 16-bit mode application

When used on a 16-bit (half word) application, the module can be connected as presented in the following figure. This allows use of a single AT68166F/FT part for two SRAM memory banks.

All input controls of the AT68166F/FT not used in the application shall be pulled-up.

Figure 12. 16-bit typical application (two SRAM banks)




# 8-bit mode application

When used on a 8-bit (byte) application, the module can be connected as presented in the following figure. This allows use of a single AT68166F/FT part for up to four SRAM memory banks.

All input controls of the AT68166F/FT not used in the application shall be pulled-up.



Figure 13. 8-bit typical application (two SRAM banks)



# Ordering Information


Part Number	Temperature Range	Speed	Package	Flow
ATCO4CCTT				
<u>AT68166FT</u>				
AT68166FT-YM25-E	25°C	25 ns/5V tol.	MQFPT68L	Engineering Samples
AT68166FT-YM25MQ	-55° to +125°C	25 ns/5V tol.	MQFPT68L	QML Q
AT68166FT-YM25SV	-55° to +125°C	25 ns/5V tol.	MQFPT68L	QML V
AT68166FT-YM25ESCC	-55° to +125°C	25 ns/5V tol.	MQFPT68L	ESCC
AT68166FT-YM17-E	25°C	17 ns/5V tol.	MQFPT68L	Engineering Samples
711001001 1 111117 2	20 0	17 110/0 4 101.	WIGHT TOOL	
AT68166F				
AT68166F-YM15-E	25°C	15 ns/3.3V	MQFPT68L	Engineering Samples






# Package Drawings

### 68-lead Quad Flat Pack (950 Mils) with non conductive tie bar





Note: Lid is connected to Ground.



### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### Regional Headquarters

### **Europe**

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### **Microcontrollers**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

### Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedotherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, are registered trademarks, and Everywhere You Are<sup>®</sup> are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

