

**DESCRIPTION**


The HY63V16400 is a 4,194,304-bit high-speed, SRAM organized as 262,144 words by 16 bits. The HY63V16400 uses sixteen common input and output lines and has an output enable pin which operates faster than address access time at a read cycle. Also it allows that lower and upper byte access by data byte control (/UB, /LB). The device is fabricated using HYUNDAI's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for being used in high-density and low power system applications.

**FEATURES**


- Single 3.3V ± 0.3V Power Supply
- Fully static operation and Tri-state output
- TTL compatible inputs and outputs
- Data Byte Control
  - LB : I/O1 ~ I/O8, UB : I/O9 ~ I/O16
- Low data Retention Voltage:
  - 2.0V(min)-L-ver.Only
- Center Power/Ground Pin Configuration
- Standard pin configuration
  - 44pin SOJ/TSOP-II

Product No.	Supply Voltage(V)	Speed (ns)	Operation Current(mA)	Standby Current(mA)	
					L
HY63V16400	3.3	10	240	10	1
HY63V16400	3.3	12	230	10	1
HY63V16400	3.3	15	220	10	1

**PIN CONNECTION (Top View)**



**BLOCK DIAGRAM**



**PIN DESCRIPTION**

Pin Name	Pin Function	Pin Name	Pin Function
/CS	Chip Select	I/O1~I/O16	Data Input/Output
/WE	Write Enable	A0~A17	Address Input
/OE	Output Enable	Vcc	Power(+3.3V)
/LB	Low Byte Control(I/O1~I/O8)	Vss	Ground
/UB	Upper Byte Control(I/O9~I/O16)	NC	No Connection

**ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Rating	Unit
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on Any Pin Relative to V <sub>SS</sub>	-0.5 to 4.6	V
V <sub>CC</sub>	Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	-0.5 to 5.5	V
T <sub>A</sub>	Operating Temperature	Commercial	0 to 70 °C
		Industrial	-40 to 85 °C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
P <sub>D</sub>	Power Dissipation	1.0	W

**Note**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS (T<sub>A</sub>=0°C to 70°C)**

Symbol	Parameter	Min.	Type	Max.	Unit
V <sub>CC</sub>	Supply Voltage	3.0	3.3	3.6	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0	-	V <sub>CC</sub> +0.3(2)	V
V <sub>IL</sub>	Input Low Voltage	-0.3(1)	-	0.8	V

**Note**

- V<sub>IL</sub> (min) = -2.0V a.c(pulse width less than 8ns) for I ≤ 20mA
- V<sub>IH</sub> (max) = V<sub>CC</sub> + 2.0V a.c(pulse width less than 8ns) for I ≤ 20mA

**DC ELECTRICAL CHARACTERISTICS**

 (V<sub>CC</sub> = 3.3V±0.3V, T<sub>A</sub> = 0°C to 70°C, unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit	
I <sub>LI</sub>	Input Leakage Current	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-2	-	2	uA	
I <sub>LO</sub>	Output Leakage Current	V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , /CS = V <sub>IH</sub> or /OE = V <sub>IH</sub> or /WE = V <sub>IL</sub>	-2	-	2	uA	
I <sub>CC</sub>	Operating Current	/CS = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IH</sub> , I <sub>I/O</sub> = 0mA Min. Duty Cycle = 100%	10ns	-	-	240	mA
			12ns	-	-	230	mA
			15ns	-	-	220	mA
I <sub>SB</sub>	TTL Standby Current (TTL Inputs)	/CS = V <sub>IH</sub> , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> Min. Cycle	-	-	60	mA	
I <sub>SB1</sub>	CMOS Standby Current (CMOS Inputs)	/CS ≥ V <sub>CC</sub> -0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V		-	-	10	mA
			L	-	-	1	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8.0mA	-	-	0.4	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4.0mA	2.4	-	-	V	

 Note : Typical values are at V<sub>CC</sub> = 3.3V, T<sub>A</sub> = 25°C

**AC CHARACTERISTICS**

 (V<sub>CC</sub> = 3.3V ± 0.3V, T<sub>A</sub> = 0°C to 70°C, unless otherwise specified.)

#	Symbol	Parameter	-10		-12		-15		Unit
			Min	Max	Min	Max	Min	Max	
<b>READ CYCLE</b>									
1	t <sub>RC</sub>	Read Cycle Time	10	-	12	-	15	-	ns
2	t <sub>AA</sub>	Address Access Time	-	10	-	12	-	15	ns
3	t <sub>ACS</sub>	Chip Select Access Time	-	10	-	12	-	15	ns
4	t <sub>OE</sub>	Output Enable to Output Valid	-	5	-	6	-	7	ns
5	t <sub>BA</sub>	/UB,/LB Access Time	-	5	-	6	-	7	ns
6	t <sub>CLZ</sub>	Chip Select to Output in Low Z	3	-	3	-	3	-	ns
7	t <sub>OLZ</sub>	Output Enable to Output in Low Z	0	-	0	-	0	-	ns
8	t <sub>BLZ</sub>	/UB,/LB Enable to Low-Z Output	0	-	0	-	0	-	ns
9	t <sub>CHZ</sub>	Chip Deselecting to Output in High Z	0	5	0	6	0	7	ns
10	t <sub>OHZ</sub>	Out Disable to Output in High Z	0	5	0	6	0	7	ns
11	t <sub>BHZ</sub>	/UB,/LB Disable to High-Z Output	0	5	0	6	0	7	ns
12	t <sub>OH</sub>	Output Hold from Address Change	3	-	3	-	3	-	ns
<b>WRITE CYCLE</b>									
13	t <sub>WC</sub>	Write Cycle Time	10	-	12	-	15	-	ns
14	t <sub>CW</sub>	Chip Select to End of Write	7	-	8	-	10	-	ns
15	t <sub>AW</sub>	Address Valid to End of Write	7	-	8	-	10	-	ns
16	t <sub>AS</sub>	Address Set-up Time	0	-	0	-	0	-	ns
17	t <sub>WP</sub>	Write Pulse Width(/OE High)	7	-	8	-	10	-	ns
18	t <sub>WP1</sub>	Write Pulse Width(/OE Low)	10	-	12	-	15	-	ns
19	t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	ns
20	t <sub>WHZ</sub>	Write to Output in High Z	0	5	0	6	0	7	ns
21	t <sub>DW</sub>	Data to Write Time Overlap	5	-	6	-	7	-	ns
22	t <sub>DH</sub>	Data Hold from Write Time	0	-	0	-	0	-	ns
23	t <sub>OW</sub>	Output Active from End of Write	3	-	3	-	3	-	ns

NOTE : Above parameters are also guaranteed at industrial temperature range.

### AC TEST CONDITIONS


(Vcc = 3.3V ± 0.3V, TA = 0°C to 70°C, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0V to 3V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Level	1.5V
Output Load	See below


Note : Above parameters are also guaranteed at Industrial temperature range.

### AC TEST CONDITIONS

Output Load (A)



Output Load (B)  
(for tCHZ, tCLZ, tOHZ, tOLZ, tWHZ & tOW)



Note : \*Including jig and scope capacitance

### CAPACITANCE


Temp = 25°C, f = 1.0MHz

Symbol	Parameter	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	V <sub>I/O</sub> = 0V	8	pF


Note : This parameter is sampled and not 100% tested

**TIMING DIAGRAM**


**READ CYCLE 1(Note 1)**



**READ CYCLE 2(Note 1,2,4)**




**READ CYCLE 3(Note 1,3,4)**




**Notes:**

1.  $\overline{WE}$  is high for the Read Cycle.
2. Device is continuously selected.  $\overline{CS} = V_{IL}$
3. Address valid is prior to or coincident with  $\overline{CS}$  transition low
4.  $\overline{OE} = V_{IL}$
5. Transition is measured  $\pm 200mV$  from steady state voltage.

### WRITE CYCLE 1



### WRITE CYCLE 2 (Note 5)



#### Notes:

1. A write occurs during the overlap( $t_{WP}$ ) of a low  $\overline{CS}$  and low  $\overline{WE}$ .
2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , or  $\overline{WE}$  going high to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
4. If the  $\overline{CS}$ ,  $\overline{LB}$  and  $\overline{UB}$  low transition occur simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, outputs remain in a high impedance state.
5.  $\overline{OE}$  is continuously low( $\overline{OE}=V_{IL}$ )
6. Q(data out) is the same phase with the write data of this write cycle.
7. Q(data out) is the read data of the next address.
8. If  $\overline{CS}$  is low during this period, I/O pins are in the output state.  
Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured  $\pm 200\text{mV}$  from steady state.

## FUNCTIONAL DESCRIPTION

/CS	/WE	/OE	/LB	/UB	MODE	I/O Pin		Supply Current
						I/O1 - I/O8	I/O9 - I/O16	
H	X	X*	X	X	Not Select	High-Z	High-Z	I <sub>sb</sub> , I <sub>sb1</sub>
L	H	H	X	X	Output Disable	High-Z	High-Z	I <sub>cc</sub>
L	X	X	H	H				
L	H	L	L	H	Read	Dout	High-Z	I <sub>cc</sub>
			H	L		High-Z	Dout	
			L	L		Dout	Dout	
L	L	X	L	H	Write	Din	High-Z	I <sub>cc</sub>
			H	L		High-Z	Din	
			L	L		Din	Din	


\* NOTE : X means Don,t Care

## DATA RETENTION ELECTRIC CHARACTERISTIC

(TA = 0°C to 70°C)


Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
VDR	V <sub>cc</sub> for Data Retention	/CS ≥ V <sub>cc</sub> - 0.2V	2.0	-	3.6	V
IDR	Data Retention Current	V <sub>cc</sub> = 3.0V, /CS ≥ V <sub>cc</sub> - 0.2V V <sub>IN</sub> ≥ V <sub>cc</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V	-	-	0.9	mA
		V <sub>cc</sub> = 2.0V, /CS ≥ V <sub>cc</sub> - 0.2V V <sub>IN</sub> ≥ V <sub>cc</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V	-	-	0.7	
tCDR	Data Retention Set-Up Time		0	-	-	ns
tR	Recovery Time		5	-	-	ms

## DATA RETENTION TIMING DIAGRAM





**PACKAGE INFORMATION**

**44pin 400mil Thin Small Outline Package (T2)**




UNIT : INCH(mm)

	0.10MAX
	0.004MAX



**44pin 400mil Small Outline J-Form Package (J)**



UNIT : INCH(mm)

