


### 32Kx36 Monolithic Pipelined Synchronous SRAM ADVANCED\*

### **FEATURES**

- Fast Access Times of 8 and 10ns
- Fast OE Access Time of 7ns
- Packaging:
  - 100-pin Ceramic Quad Hatpack, CQFP. Footprint compatible with standard 100 lead TQFP package.
- Single +3.3V ±5 % Power Supply
- 5V-Tolerant Common Data I/O
- Individual Byte Write Control and Global Write
- Single-Cycle Disable

- Industrial and Military Temperature Ranges
- Write Pass-through Capability
- Clock Controlled, Registered, Address, Data and Control for Fully Pipelined Applications
- Internally Self-timed Write Cycle
- Burst Control Pin (Interleaved or Linear Burst)
- Snooze Mode for Reduced Power Standby
- High 30pFOutput Drive Capability at Rated Access Time
  - \* This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.

# FIG. 1 PIN CONFIGURATION FOR WMYP32K36V-XTQX



## PIN DESCRIPTION

Data Inputs/Outputs
Address Inputs
Byte Writes
Clock
Synchronous Chip Selects
Output Enable
Synchronous Address Advance
Synchronous Address Status Processor
Synchronous Address Status Controller
Snooze Enable
Byte Write Enable
Global Write
Data Parity I/Os
Burst Sequence Mode
+3.3V Power Supply
Ground
Not Connected
Do Not Use

- \* Pin 49 is reserved for A15, pin 50 for A16.
- \*\* Pin 14 does not have to be directly connected to Vcc as long as the input voltage is ≥ V<sub>IH</sub>.

### **GENERAL DESCRIPTION**

The device integrates a 32Kx36 SRAM Core with advanced synchronous peripheral circuitry and a 2-bit burst counter. All synchronous input passes through registers controlled by a positive-edge-triggered Signal Clock Input (CLK). The synchronous inputs include all Addresses, all Data Inputs, active low Chip Select  $\overline{\text{(CS)}}$ , two additional chip selects for easy depth expansion (CS2,  $\overline{\text{CS2}}$ ), Burst Control Inputs ( $\overline{\text{ADSC}}$ ,  $\overline{\text{ADSP}}$ ,  $\overline{\text{ADV}}$ ), Byte Write Enables ( $\overline{\text{BW}}$ 1-4), and Global Write ( $\overline{\text{GW}}$ ).

Asynchronous inputs include the Output Enable  $(\overline{OE})$ , Clock (CLK) and Snooze Enable (ZZ). There is a Burst Mode pin (MODE) that selects between interleaved and linear burst modes. The Data Out (Q), enabled by  $\overline{OE}$  is also asynchronous. W RITE cycles can be from 1 to 4 bytes wide as controlled by the write control inputs.

Burst operation can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be internally generated as controlled by the Burst Advance pin (ADV).

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written.

GW Low causes all Bytes to be written. WRITE pass-through makes written data immediately available at the output register during the READ cycle following a WRITE, as controlled solely by OE, to improve cache system response.

This device incorporates a single-cycle deselect feature during READ cycles. If the device is immediately deselected after a READ cycle, the output bus goes to a High-Z state after the rising edge of the clock. This feature can be useful in eliminating bus contention when depth expansion is used in cache applications

Parity bits are available (DQP1-4).

The device operates from a 3.3V power supply and all inputs and outputs are TTL-compatible.

#### TRUTH TABLE

<del>cs</del>	ŪS₂	CS <sub>2</sub>	ZZ	ADSP	ADSC	ADV	WRITE	ŌĒ	CLK	DQ	Address Used	Operation
Н	Х	Х	L	Х	L	Х	Х	Х	L→H	High-Z	N/A	Deselected Cycle, Power-down
L	Х	L	٦	L	Χ	Χ	Х	Χ	L→H	High-Z	N/A	Deselected Cycle, Power-down
L	Η	Χ	L	L	Χ	Χ	Х	Χ	L→H	High-Z	N/A	Deselected Cycle, Power-down
L	Х	L	L	Н	L	Х	Х	Х	L→H	High-Z	N/A	Deselected Cycle, Power-down
L	Н	Х	L	Н	L	Х	Х	Х	L→H	High-Z	N/A	Deselected Cycle, Power-down
Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z	N/A	SNOOZE MODE, Power-down
L	L	Н	L	L	Х	Х	Х	L	L→H	Q	External Address	READ Cycle, Begin Burst
L	L	Н	L	L	Х	Х	Х	Н	L→H	High-Z	External Address	READ Cycle, Begin Burst
L	L	Н	L	Н	L	Х	L	Х	L→H	D	External Address	WRITE Cycle, Begin Burst
L	L	Н	L	Н	L	Х	Н	L	L→H	Q	External Address	READ Cycle, Begin Burst
L	L	Н	L	Н	L	Х	Н	Н	L→H	High-Z	External Address	READ Cycle, Begin Burst
Х	Х	Х	L	Н	Н	L	Н	L	L→H	Q	Next Address	READ Cycle, Continue Burst
Х	Х	Х	L	Н	Н	L	Н	Н	L→H	High-Z	Next Address	READ Cycle, Continue Burst
Н	Х	Х	L	Х	Н	L	Н	L	L→H	Q	Next Address	READ Cycle, Continue Burst
Н	Х	Χ	L	Х	Н	L	Н	Н	L→H	High-Z	Next Address	READ Cycle, Continue Burst
Х	Х	Х	L	Н	Н	L	L	Х	L→H	D	Next Address	WRITE Cycle, Continue Burst
Н	Х	Х	L	Х	Н	L	L	Х	L→H	D	Next Address	WRITE Cycle, Continue Burst
Х	Х	Х	L	Н	Н	Н	Н	L	L→H	Q	Current Address	READ Cycle, Suspend Burst
Х	Х	Х	L	Н	Н	Н	Н	Н	L→H	High-Z	Current Address	READ Cycle, Suspend Burst
Н	Х	Х	L	Х	Н	Н	Н	L	L→H	Q	Current Address	READ Cycle, Suspend Burst
Н	Χ	Χ	L	Х	Н	Н	Н	Н	L→H	High-Z	Current Address	READ Cycle, Suspend Burst
Х	Х	Χ	L	Н	Н	Н	L	Х	L→H	D	Current Address	WRITE Cycle, Suspend Burst
Н	Χ	Χ	L	Х	Н	Ξ	L	Х	L→H	D	Current Address	WRITE Cycle, Suspend Burst

### NOTES:

- 1. X means "don't care." H means logic HIGH. L means logic LOW. WRITE = L means any one or more byte write enable signals (BW<sub>1</sub>, BW<sub>2</sub>, BW<sub>3</sub> or BW<sub>4</sub>) and BWE are LOW or GW is LOW. WRITE = H means all byte write enable signals and GW are HIGH.
- BW1 enables WRITEs to Byte 1 (DQb-7, DQP1). BW2 enables WRITEs to Byte 2 (DQ8-15, DQP2). BW3 enables WRITEs to Byte 3 (DQ16-23, DQP3). BW4 enables WRITEs to Byte 4 (DQ24-31, DQP4).
- 3. All inputs except  $\overline{OE}$  and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 4. Wait states are inserted by suspending burst.
- 5. For a WRITE operation following a READ operation, Œ must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
- 6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 7. ADSP LOW always initiates an internal READ at the L→H edge CLK. A WRITE is performed by setting one or more byte write enable signals and BWE LOW or GW LOW for subsequent L→H edge of CLK.



