



1.65V to 3.6V 256Kx16 Intelliwatt™ low power CMOS SRAM with two Chip Enables


SRAM

Features


- AS6UA25617
- Intelliwatt™ active power circuitry
- Industrial temperature: -40° C to 85° C
- Organization: 262,144 words × 16 bits
- 2.7V to 3.6V at 55 ns
- 2.3V to 2.7V at 70 ns
- 1.65V to 2.3V at 100 ns
- CS1 and CS2 for chip selection
- Low power consumption: ACTIVE
 - 54 mW at 3.6V and 55 ns
 - 27 mW at 2.7V and 70 ns
 - 14 mW at 2.3 V and 100 ns

- Low power consumption: STANDBY
 - 29 µW max at 3.6V
 - 11 µW max at 2.7V
 - 9 µW max at 2.3V
- 1.2V data retention
- Equal access and cycle times
- Easy memory expansion with CS, OE inputs
- Smallest footprint package
 - 44-pin TSOP II
 - 48-ball FBGA
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

Logic block diagram



Pin arrangement (top view)



48-CSP Ball-Grid-Array Package

	1	2	3	4	5	6
A	LB	OE	A ₀	A ₁	A ₂	CS2
B	I/O ₈	UB	A ₃	A ₄	CST	I/O ₀
C	I/O ₉	I/O ₁₀	A ₅	A ₆	I/O ₁	I/O ₂
D	V _{SS}	I/O ₁₁	A ₁₇	A ₇	I/O ₃	V _{CC}
E	V _{CC}	I/O ₁₂	NC	A ₁₆	I/O ₄	V _{SS}
F	I/O ₁₄	I/O ₁₃	A ₁₄	A ₁₅	I/O ₅	I/O ₆
G	I/O ₁₅	NC	A ₁₂	A ₁₃	WE	I/O ₇
H	NC	A ₈	A ₉	A ₁₀	A ₁₁	NC

Selection guide

Product	V _{CC} Range			Speed (ns)	Power Dissipation (Industrial)		
	Min (V)	Typ ² (V)	Max (V)		Operating (I _{CC})	Standby (I _{SB2})	
					Max (mA)	Max (µA)	
AS6UA25617	2.7	3.0	3.6	55	15	8	
AS6UA25617	2.3	2.5	2.7	70	10	4	
AS6UA25617*	1.65	2.0	2.3	100	7	4	

* Advance information.



Functional description

The AS6UA25617 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 262,144 words \times 16 bits. It is designed for memory applications where slow data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 55/70/100 ns are ideal for low-power applications. Active high and low chip enables (CST and CS2) permit easy memory expansion with multiple-bank memory systems.

When CST is high, or \overline{UB} and \overline{LB} are high or CS2 is low, the device enters standby mode: the AS6UA25617 is guaranteed not to exceed 28 μ W power consumption at 3.6V and 5.5ns; 100 μ W at 2.7V and 70 ns; or 60 μ W at 2.3V and 100 ns. The device also returns data when V_{CC} is reduced to 1.5V for even lower power consumption.

A write cycle is accomplished by asserting write enable (WE) and chip enable (CST) low, \overline{UB} and/or \overline{LB} low, and CS2 high. Data on the input pins I/O0-I/O15 is written on the rising edge of WE (write cycle 1) or CST, CS2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).

A read cycle is accomplished by asserting output enable (OE), chip enable (CST) low, \overline{UB} and/or \overline{LB} low, with write enable (WE) and CS2 high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, or (\overline{UB}) and (\overline{LB}), output drivers stay in high-impedance mode.

This device provides multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read. \overline{LB} controls the lower bits, I/O0-I/O7, and \overline{UB} controls the higher bits, I/O8-I/O15.

All chip inputs and outputs are CMOS-compatible, and operation is from either a single 1.65V to 3.6V supply. Device is available in the JEDEC standard 48-ball FBGA and the 44-pin TSOPII packages.

Absolute maximum ratings

Parameter	Device	Symbol	Min	Max	Unit
Voltage on V_{CC} relative to V_{SS}		V_{tIN}	-0.5	$V_{CC} + 0.5$	V
Voltage on any I/O pin relative to GND		$V_{tI/O}$	-0.5		V
Power dissipation		P_D	-	1.0	W
Storage temperature (plastic)		T_{stg}	-65	+150	°C
Temperature with V_{CC} applied		T_{bias}	-55	+125	°C
DC output current (low)		I_{OUT}	-	20	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CST	CS2	OE	WE	LB	\overline{UB}	I/O ₁₋₈	I/O ₉₋₁₆	Mode	Power
H	X	X	X	X	X	High-Z	High-Z	Deselected	Standby
X	L	X	X	X	X	High-Z	High-Z	Deselected	Standby
X	X	X	X	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	L	X	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	D _{OUT}	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	D _{OUT}	Upper Byte Read	Active
L	H	L	H	L	L	D _{OUT}	D _{OUT}	Word Read	Active
L	H	X	L	L	H	D _{IN}	High-Z	Lower Byte Write	Active
L	H	X	L	H	L	High-Z	D _{IN}	Upper Byte Write	Active
L	H	X	L	L	L	D _{IN}	D _{IN}	Word Write	Active

Key: X = Don't care, L = Low, H = High



Recommended operating condition (over the operating range)

Parameter	Description	Test Conditions		Min	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = 2.1mA	V _{CC} = 2.7V	2.4		V
		I _{OH} = 1.5mA	V _{CC} = 2.3V	2.0		
		I _{OH} = 1.65mA	V _{CC} = 1.65V	1.5		
V _{OL}	Output LOW Voltage	I _{OL} = 2.1mA	V _{CC} = 2.7V		0.4	V
		I _{OL} = 0.5mA	V _{CC} = 2.3V		0.4	
		I _{OL} = 0.1mA	V _{CC} = 1.65V		0.2	
V _{IH}	Input HIGH Voltage		V _{CC} = 2.7V	2.2	V _{CC} + 0.5	V
			V _{CC} = 2.3V	2.0	V _{CC} + 0.3	
			V _{CC} = 1.65V	1.4	V _{CC} + 0.3	
V _{IL}	Input LOW Voltage		V _{CC} = 2.7V	-0.5	0.8	V
			V _{CC} = 2.3V	-0.3	0.6	
			V _{CC} = 1.65V	-0.3	0.4	
I _{IX}	Input Load Current	GND ≤ V _{IN} ≤ V _{CC}		-1	+1	µA
I _{OZ}	Output Load Current	GND ≤ V _O ≤ V _{CC} ; Outputs High Z		-1	+1	µA
I _{CC}	V _{CC} Operating Supply Current	I _{OUT} = 0mA	V _{CC} = 3.6V		15	mA
		f = 1 MHz	V _{CC} = 2.7V		10	
		V _{IN} = CMOS	V _{CC} = 2.3V		7	
I _{CC} @ 1 MHz	V _{CC} Operating Supply Current at 1 MHz	I _{OUT} = 0mA	V _{CC} = 3.6V		2	mA
		f = 1 MHz	V _{CC} = 2.7V		1	
		V _{IN} = CMOS	V _{CC} = 2.3V		1	
I _{SB1}	Chip Enable(s) Power Down Current; TTL Inputs	CST ≥ V _{IH} CS2 ≤ V _{IL} , or UB = LB ≥ V _{IH} V _{IN} ≥ V _{IH} , or V _{IN} ≤ V _{IL}	V _{CC} = 3.6V		100	µA
			V _{CC} = 2.7V			
			V _{CC} = 2.3V			
I _{SB2}	Chip Enable(s) Power Down Current; CMOS Inputs	CST ≥ V _{CC} - 0.1V CS2 ≤ + 0.1V, or UB = LB ≥ V _{CC} - 0.1V V _{IN} ≥ V _{CC} - 0.1V or V _{IN} ≤ 0.3V, f = 0	V _{CC} = 3.6V		8	µA
			V _{CC} = 2.7V		4	
			V _{CC} = 2.3V		4	
I _{SBDR}	Data Retention	CST ≥ V _{CC} - 0.1V CS2 ≤ + 0.1V, or UB = LB = V _{CC} - 0.1V V _{IN} ≥ V _{CC} - 0.1V or V _{IN} ≤ 0.1V, f = 0	V _{CC} = 1.2V		2	µA

Capacitance (f = 1 MHz, T_a = Room temperature, V_{CC} = NOMINAL)²

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, CST, CS2, WE, OE, LB, UB	V _{IN} = 0V	5	pF
I/O capacitance	C _{I/O}	I/O	V _{IN} = V _{OUT} = 0V	7	pF



Read cycle (over the operating range)^{3,9}

Parameter	Symbol	-55		-70		-100		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read cycle time	t_{RC}	55	—	70	—	100	—	ns	
Address access time	t_{AA}	—	55	—	70	—	100	ns	3
Chip enables access time	$t_{ACS1,2}$	—	55	—	70	—	100	ns	3
Output enable (\overline{OE}) access time	t_{OE}	—	25	—	35	—	50	ns	
Output hold from address change	t_{OH}	10	—	10	—	15	—	ns	5
Chip enables low to output in low Z	t_{CLZ}	10	—	10	—	10	—	ns	4, 5
Chip enables high to output in high Z	t_{CHZ}	0	10	0	10	0	10	ns	4, 5
\overline{OE} low to output in low Z	t_{OLZ}	10	—	10	—	10	—	ns	4, 5
$\overline{UB}/\overline{LB}$ access time	t_{BA}	—	55	—	70	—	100	ns	
$\overline{UB}/\overline{LB}$ low to low Z	t_{BLZ}	10	—	10	—	10	—	ns	4, 5
$\overline{UB}/\overline{LB}$ high to high Z	t_{BHZ}	0	10	—	10	—	10	ns	4, 5
\overline{OE} high to output in high Z	t_{OHZ}	0	10	—	10	—	10	ns	4, 5
Power up time	t_{PU}	0	—	0	—	0	—	ns	4, 5
Power down time	t_{PD}	—	55	—	70	—	100	ns	4, 5

Shaded areas indicate preliminary information.

Key to switching waveforms

Rising input
 Falling input
 Undefined/don't care

Read waveform 1 (address controlled)^{3,6,7,9}Read waveform 2 (Chip enables, \overline{OE} , \overline{UB} , \overline{LB} controlled)^{3,6,8,9}




Write cycle (over the operating range)^{II}


Parameter	Symbol	55		70		100		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write cycle time	t _{WC}	55	–	70	–	100	–	ns	
Chip enable to write end	t _{CW}	40	–	60	–	80	–	ns	12
Address setup to write end	t _{AW}	40	–	60	–	80	–	ns	
Address setup time	t _{AS}	0	–	0	–	0	–	ns	12
Write pulse width	t _{WP}	35	–	55	–	70	–	ns	
Address hold from end of write	t _{AH}	0	–	0	–	0	–	ns	
Data valid to write end	t _{DW}	25	–	30	–	40	–	ns	
Data hold time	t _{DH}	0	–	0	–	0	–	ns	4, 5
Write enable to output in high Z	t _{WZ}	0	20	0	20	0	20	ns	4, 5
Output active from write end	t _{OW}	5	–	5	–	5	–	ns	4, 5
UB/LB low to end of write	t _{BW}	35	–	55	–	70	–	ns	

Shaded areas indicate preliminary information.

Write waveform 1 (\overline{WE} controlled)^{10,II}




Write waveform 2 (Chip enables controlled)^{10,II}




Data retention characteristics (over the operating range)^{1,3,5}

Parameter	Sym	Test conditions	Min	Max	Unit
V _{CC} for data retention	V _{DR}	V _{CC} = 1.2V $\overline{CS1} \geq V_{CC} - 0.1V$ or $\overline{UB} = \overline{LB} > V_{CC} - 0.1V$ $V_{IN} \geq V_{CC} - 0.1V$ or $V_{IN} \leq 0.1V$	1.2V	-	V
Data retention current	I _{CCD R}		-	2	µA
Chip deselect to data retention time	t _{CDR}		0	-	ns
Operation recovery time	t _R		t _{RC}	-	ns

Data retention waveform



AC test loads and waveforms








Parameters	3.0V	2.5V	2.0V	Unit
R1	1105	16670	15294	Ohms
R2	1550	15380	11300	Ohms
R _{TH}	645	8000	6500	Ohms
V _{TH}	1.75V	1.2V	0.85V	Volts

Notes


- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on $\overline{CS1}$ is required to meet I_{SB} specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions.
- 4 t_{CLZ} and t_{CHZ} are specified with C_L = 5pF as in Figure C. Transition is measured ±500 mV from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- 6 WE is HIGH for read cycle.
- 7 CST and OE are LOW and CS2 is HIGH for read cycle.
- 8 Address valid prior to or coincident with CST transition LOW and CS2 HIGH.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CST or WE must be HIGH or CS2 LOW during address transitions. Either CE or WE asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 N/A.
- 13 2V data retention applies to commercial temperature range operation only.
- 14 C=30pF, except at high Z and low Z parameters, where C=5pF.



Typical DC and AC characteristics



Package diagrams and dimensions




	44-pin TSOP II	
	Min (mm)	Max (mm)
A		1.2
A ₁	0.05	
A ₂	0.95	1.05
b	0.25	0.45
c	0.15 (typical)	
d	20.85	21.05
e	10.06	10.26
H _e	11.56	11.96
E	0.80 (typical)	
l	0.40	0.60



SRAM

48-ball FBGA



	Minimum	Typical	Maximum
A	-	0.75	-
B	6.90	7.00	7.10
B1	-	3.75	-
C	10.90	11.00	11.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	-	-	1.20
E1	-	0.68	-
E2	0.22	0.25	0.27
Y	-	-	0.08

Notes

1. Bump counts: 48 (8 row x 6 column).
2. Pitch: (x,y) = 0.75 mm x 0.75 mm (typ).
3. Units: millimeters.
4. All tolerances are +/- 0.050 unless otherwise specified.
5. Typ: typical.
6. Y is coplanarity: 0.08 (max).



Ordering codes

Speed (ns)	Ordering Code	Package Type	Operating Range
55/70/100	AS6UA25617-BI	48-ball fine pitch BGA	Industrial
	AS6UZ25617-TI	44-pin TSOP II	

Part numbering system

AS6UA	25617	Package	I
SRAM Intelliwatt™ prefix	Device number	B=CSP BGA T=TSOP II	Temperature range, I=Industrial: -40°C to 85°C

SRAM