




1.65V to 3.6V 256K×16 Intelliwatt™ low power CMOS SRAM with two Chip Enables

Features


- AS6UA25617
- Intelliwatt™ active power circuitry
- Industrial temperature: -40° C to 85° C
- Organization: 262,144 words × 16 bits
- 2.7V to 3.6V at 55 ns
- 2.3V to 2.7V at 70 ns
- 1.65V to 2.3V at 100 ns
- CS1 and CS2 for chip selection
- Low power consumption: ACTIVE
  - 54 mW at 3.6V and 55 ns
  - 27 mW at 2.7V and 70 ns
  - 14 mW at 2.3 V and 100 ns

- Low power consumption: STANDBY
  - 29 μW max at 3.6V
  - 11 μW max at 2.7V
  - 9 μW max at 2.3V
- 1.2V data retention
- Equal access and cycle times
- Easy memory expansion with CS, OE inputs
- Smallest footprint package
  - 44-pin TSOP II
  - 48-ball FBGA
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

Logic block diagram



Pin arrangement (top view)



48-CSP Ball-Grid-Array Package

|   | 1                 | 2                 | 3               | 4               | 5                | 6                |
|---|-------------------|-------------------|-----------------|-----------------|------------------|------------------|
| A | LB                | OE                | A <sub>0</sub>  | A <sub>1</sub>  | A <sub>2</sub>   | CS2              |
| B | I/O <sub>8</sub>  | UB                | A <sub>3</sub>  | A <sub>4</sub>  | CS1              | I/O <sub>0</sub> |
| C | I/O <sub>9</sub>  | I/O <sub>10</sub> | A <sub>5</sub>  | A <sub>6</sub>  | I/O <sub>1</sub> | I/O <sub>2</sub> |
| D | V <sub>SS</sub>   | I/O <sub>11</sub> | A <sub>17</sub> | A <sub>7</sub>  | I/O <sub>3</sub> | V <sub>CC</sub>  |
| E | V <sub>CC</sub>   | I/O <sub>12</sub> | NC              | A <sub>16</sub> | I/O <sub>4</sub> | V <sub>SS</sub>  |
| F | I/O <sub>14</sub> | I/O <sub>13</sub> | A <sub>14</sub> | A <sub>15</sub> | I/O <sub>5</sub> | I/O <sub>6</sub> |
| G | I/O <sub>15</sub> | NC                | A <sub>12</sub> | A <sub>13</sub> | WE               | I/O <sub>7</sub> |
| H | NC                | A <sub>8</sub>    | A <sub>9</sub>  | A <sub>10</sub> | A <sub>11</sub>  | NC               |

Selection guide

| Product     | V <sub>CC</sub> Range |                      |         | Speed (ns) | Power Dissipation (Industrial) |                             |
|-------------|-----------------------|----------------------|---------|------------|--------------------------------|-----------------------------|
|             | Min (V)               | Typ <sup>2</sup> (V) | Max (V) |            | Operating (I <sub>CC</sub> )   | Standby (I <sub>SB2</sub> ) |
|             |                       |                      |         |            | Max (mA)                       | Max (μA)                    |
| AS6UA25617  | 2.7                   | 3.0                  | 3.6     | 55         | 15                             | 8                           |
| AS6UA25617  | 2.3                   | 2.5                  | 2.7     | 70         | 10                             | 4                           |
| AS6UA25617* | 1.65                  | 2.0                  | 2.3     | 100        | 7                              | 4                           |

\* Advance information.



## Functional description

The AS6UA25617 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 262,144 words  $\times$  16 bits. It is designed for memory applications where slow data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 55/70/100 ns are ideal for low-power applications. Active high and low chip enables ( $\overline{CS1}$  and  $CS2$ ) permit easy memory expansion with multiple-bank memory systems.

When  $\overline{CS1}$  is high, or  $\overline{UB}$  and  $\overline{LB}$  are high or  $CS2$  is low, the device enters standby mode: the AS6UA25617 is guaranteed not to exceed 28  $\mu$ W power consumption at 3.6V and 5 ns; 100  $\mu$ W at 2.7V and 70 ns; or 60  $\mu$ W at 2.3V and 100 ns. The device also returns data when  $V_{CC}$  is reduced to 1.5V for even lower power consumption.

A write cycle is accomplished by asserting write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CS1}$ ) low,  $\overline{UB}$  and/or  $\overline{LB}$  low, and  $CS2$  high. Data on the input pins I/O0-I/O15 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or  $\overline{CS1}$ ,  $CS2$  (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable ( $\overline{WE}$ ).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ), chip enable ( $\overline{CS1}$ ) low,  $\overline{UB}$  and/or  $\overline{LB}$  low, with write enable ( $\overline{WE}$ ) and  $CS2$  high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, or ( $\overline{UB}$ ) and ( $\overline{LB}$ ), output drivers stay in high-impedance mode.

This device provides multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read.  $\overline{LB}$  controls the lower bits, I/O0-I/O7, and  $\overline{UB}$  controls the higher bits, I/O8-I/O15.

All chip inputs and outputs are CMOS-compatible, and operation is from either a single 1.65V to 3.6V supply. Device is available in the JEDEC standard 48-ball FBGA and the 44-pin TSOPII packages.

## Absolute maximum ratings

| Parameter                                | Device | Symbol     | Min  | Max            | Unit         |
|--|--------|------------|------|----------------|--------------|
| Voltage on $V_{CC}$ relative to $V_{SS}$ |        | $V_{HN}$   | -0.5 | $V_{CC} + 0.5$ | V            |
| Voltage on any I/O pin relative to GND   |        | $V_{HI/O}$ | -0.5 |                | V            |
| Power dissipation                        |        | $P_D$      | -    | 1.0            | W            |
| Storage temperature (plastic)            |        | $T_{stg}$  | -65  | +150           | $^{\circ}$ C |
| Temperature with $V_{CC}$ applied        |        | $T_{bias}$ | -55  | +125           | $^{\circ}$ C |
| DC output current (low)                  |        | $I_{OUT}$  | -    | 20             | mA           |

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Truth table

| $\overline{CS1}$ | $CS2$ | $\overline{OE}$ | $\overline{WE}$ | $\overline{LB}$ | $\overline{UB}$ | I/O <sub>1-8</sub> | I/O <sub>9-16</sub> | Mode             | Power   |
|------------------|-------|-----------------|-----------------|-----------------|-----------------|--------------------|---------------------|------------------|---------|
| H                | X     | X               | X               | X               | X               | High-Z             | High-Z              | Deselected       | Standby |
| X                | L     | X               | X               | X               | X               | High-Z             | High-Z              | Deselected       | Standby |
| X                | X     | X               | X               | H               | H               | High-Z             | High-Z              | Deselected       | Standby |
| L                | H     | H               | H               | L               | X               | High-Z             | High-Z              | Output Disabled  | Active  |
| L                | H     | H               | H               | X               | L               | High-Z             | High-Z              | Output Disabled  | Active  |
| L                | H     | L               | H               | L               | H               | $D_{OUT}$          | High-Z              | Lower Byte Read  | Active  |
| L                | H     | L               | H               | H               | L               | High-Z             | $D_{OUT}$           | Upper Byte Read  | Active  |
| L                | H     | L               | H               | L               | L               | $D_{OUT}$          | $D_{OUT}$           | Word Read        | Active  |
| L                | H     | X               | L               | L               | H               | $D_{IN}$           | High-Z              | Lower Byte Write | Active  |
| L                | H     | X               | L               | H               | L               | High-Z             | $D_{IN}$            | Upper Byte Write | Active  |
| L                | H     | X               | L               | L               | L               | $D_{IN}$           | $D_{IN}$            | Word Write       | Active  |

Key: X = Don't care, L = Low, H = High



SRAM

Recommended operating condition (over the operating range)

| Parameter               | Description                                       | Test Conditions  |                         | Min  | Max                   | Unit |
|-------------------------|---|--|-------------------------|------|-----------------------|------|
| V <sub>OH</sub>         | Output HIGH Voltage                               | I <sub>OH</sub> = 2.1mA  | V <sub>CC</sub> = 2.7V  | 2.4  |                       | V    |
|                         |   | I <sub>OH</sub> = 1.5mA  | V <sub>CC</sub> = 2.3V  | 2.0  |                       |      |
|                         |   | I <sub>OH</sub> = 1.65mA   | V <sub>CC</sub> = 1.65V | 1.5  |                       |      |
| V <sub>OL</sub>         | Output LOW Voltage                                | I <sub>OL</sub> = 2.1mA  | V <sub>CC</sub> = 2.7V  |      | 0.4                   | V    |
|                         |   | I <sub>OL</sub> = 0.5mA  | V <sub>CC</sub> = 2.3V  |      | 0.4                   |      |
|                         |   | I <sub>OL</sub> = 0.1mA  | V <sub>CC</sub> = 1.65V |      | 0.2                   |      |
| V <sub>IH</sub>         | Input HIGH Voltage                                |  | V <sub>CC</sub> = 2.7V  | 2.2  | V <sub>CC</sub> + 0.5 | V    |
|                         |   |  | V <sub>CC</sub> = 2.3V  | 2.0  | V <sub>CC</sub> + 0.3 |      |
|                         |   |  | V <sub>CC</sub> = 1.65V | 1.4  | V <sub>CC</sub> + 0.3 |      |
| V <sub>IL</sub>         | Input LOW Voltage                                 |  | V <sub>CC</sub> = 2.7V  | -0.5 | 0.8                   | V    |
|                         |   |  | V <sub>CC</sub> = 2.3V  | -0.3 | 0.6                   |      |
|                         |   |  | V <sub>CC</sub> = 1.65V | -0.3 | 0.4                   |      |
| I <sub>IX</sub>         | Input Load Current                                | GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>  |                         | -1   | +1                    | μA   |
| I <sub>OZ</sub>         | Output Load Current                               | GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> ; Outputs High Z  |                         | -1   | +1                    | μA   |
| I <sub>CC</sub>         | V <sub>CC</sub> Operating Supply Current          | I <sub>OUT</sub> = 0mA   | V <sub>CC</sub> = 3.6V  |      | 15                    | mA   |
|                         |   | f = 1 MHz  | V <sub>CC</sub> = 2.7V  |      | 10                    |      |
|                         |   | V <sub>IN</sub> = CMOS   | V <sub>CC</sub> = 2.3V  |      | 7                     |      |
| I <sub>CC @ 1 MHz</sub> | V <sub>CC</sub> Operating Supply Current at 1 MHz | I <sub>OUT</sub> = 0mA   | V <sub>CC</sub> = 3.6V  |      | 2                     | mA   |
|                         |   | f = 1 MHz  | V <sub>CC</sub> = 2.7V  |      | 1                     |      |
|                         |   | V <sub>IN</sub> = CMOS   | V <sub>CC</sub> = 2.3V  |      | 1                     |      |
| I <sub>SB1</sub>        | Chip Enable(s) Power Down Current; TTL Inputs     | CS1 ≥ V <sub>IH</sub><br>CS2 ≤ V <sub>IL</sub> , or<br>UB = LB ≥ V <sub>IH</sub><br>V <sub>IN</sub> ≥ V <sub>IH</sub> , or<br>V <sub>IN</sub> ≤ V <sub>IL</sub>      | V <sub>CC</sub> = 3.6V  |      | 100                   | μA   |
|                         |   |  | V <sub>CC</sub> = 2.7V  |      |                       |      |
|                         |   |  | V <sub>CC</sub> = 2.3V  |      |                       |      |
| I <sub>SB2</sub>        | Chip Enable(s) Power Down Current; CMOS Inputs    | CS1 ≥ V <sub>CC</sub> - 0.1V<br>CS2 ≤ + 0.1V, or<br>UB = LB ≥ V <sub>CC</sub> - 0.1V<br>V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.1V or<br>V <sub>IN</sub> ≤ 0.3V, f = 0 | V <sub>CC</sub> = 3.6V  |      | 8                     | μA   |
|                         |   |  | V <sub>CC</sub> = 2.7V  |      | 4                     |      |
|                         |   |  | V <sub>CC</sub> = 2.3V  |      | 4                     |      |
| I <sub>SBDR</sub>       | Data Retention                                    | CS1 ≥ V <sub>CC</sub> - 0.1V<br>CS2 ≤ + 0.1V, or<br>UB = LB = V <sub>CC</sub> - 0.1V<br>V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.1V or<br>V <sub>IN</sub> ≤ 0.1V, f = 0 | V <sub>CC</sub> = 1.2V  |      | 2                     | μA   |

Capacitance (f = 1 MHz, T<sub>a</sub> = Room temperature, V<sub>CC</sub> = NOMINAL)<sup>2</sup>

| Parameter         | Symbol           | Signals                     | Test conditions                         | Max | Unit |
|-------------------|------------------|-----------------------------|---|-----|------|
| Input capacitance | C <sub>IN</sub>  | A, CS1, CS2, WE, OE, LB, UB | V <sub>IN</sub> = 0V                    | 5   | pF   |
| I/O capacitance   | C <sub>I/O</sub> | I/O                         | V <sub>IN</sub> = V <sub>OUT</sub> = 0V | 7   | pF   |




SRAM

Read cycle (over the operating range)<sup>3,9</sup>


| Parameter                                     | Symbol       | -55 |     | -70 |     | -100 |     | Unit | Notes |
|---|--------------|-----|-----|-----|-----|------|-----|------|-------|
|   |              | Min | Max | Min | Max | Min  | Max |      |       |
| Read cycle time                               | $t_{RC}$     | 55  | -   | 70  | -   | 100  | -   | ns   |       |
| Address access time                           | $t_{AA}$     | -   | 55  | -   | 70  | -    | 100 | ns   | 3     |
| Chip enables access time                      | $t_{ACS1,2}$ | -   | 55  | -   | 70  | -    | 100 | ns   | 3     |
| Output enable ( $\overline{OE}$ ) access time | $t_{OE}$     | -   | 25  | -   | 35  | -    | 50  | ns   |       |
| Output hold from address change               | $t_{OH}$     | 10  | -   | 10  | -   | 15   | -   | ns   | 5     |
| Chip enables low to output in low Z           | $t_{CLZ}$    | 10  | -   | 10  | -   | 10   | -   | ns   | 4, 5  |
| Chip enables high to output in high Z         | $t_{CHZ}$    | 0   | 10  | 0   | 10  | 0    | 10  | ns   | 4, 5  |
| $\overline{OE}$ low to output in low Z        | $t_{OLZ}$    | 10  | -   | 10  | -   | 10   | -   | ns   | 4, 5  |
| $\overline{UB}/\overline{LB}$ access time     | $t_{BA}$     | -   | 55  | -   | 70  | -    | 100 | ns   |       |
| $\overline{UB}/\overline{LB}$ low to low Z    | $t_{BLZ}$    | 10  | -   | 10  | -   | 10   | -   | ns   | 4, 5  |
| $\overline{UB}/\overline{LB}$ high to high Z  | $t_{BHZ}$    | 0   | 10  | -   | 10  | -    | 10  | ns   | 4, 5  |
| $\overline{OE}$ high to output in high Z      | $t_{OHZ}$    | 0   | 10  | -   | 10  | -    | 10  | ns   | 4, 5  |
| Power up time                                 | $t_{PU}$     | 0   | -   | 0   | -   | 0    | -   | ns   | 4, 5  |
| Power down time                               | $t_{PD}$     | -   | 55  | -   | 70  | -    | 100 | ns   | 4, 5  |

Shaded areas indicate preliminary information.


Key to switching waveforms



Read waveform 1 (address controlled)<sup>3,6,7,9</sup>



Read waveform 2 (Chip enables,  $\overline{OE}$ ,  $\overline{UB}$ ,  $\overline{LB}$  controlled)<sup>3,6,8,9</sup>






SRAM

Write cycle (over the operating range)<sup>11</sup>


| Parameter                        | Symbol   | 55  |     | 70  |     | 100 |     | Unit | Notes |
|----------------------------------|----------|-----|-----|-----|-----|-----|-----|------|-------|
|                                  |          | Min | Max | Min | Max | Min | Max |      |       |
| Write cycle time                 | $t_{WC}$ | 55  | -   | 70  | -   | 100 | -   | ns   |       |
| Chip enable to write end         | $t_{CW}$ | 40  | -   | 60  | -   | 80  | -   | ns   | 12    |
| Address setup to write end       | $t_{AW}$ | 40  | -   | 60  | -   | 80  | -   | ns   | 12    |
| Address setup time               | $t_{AS}$ | 0   | -   | 0   | -   | 0   | -   | ns   |       |
| Write pulse width                | $t_{WP}$ | 35  | -   | 55  | -   | 70  | -   | ns   |       |
| Address hold from end of write   | $t_{AH}$ | 0   | -   | 0   | -   | 0   | -   | ns   |       |
| Data valid to write end          | $t_{DW}$ | 25  | -   | 30  | -   | 40  | -   | ns   |       |
| Data hold time                   | $t_{DH}$ | 0   | -   | 0   | -   | 0   | -   | ns   | 4, 5  |
| Write enable to output in high Z | $t_{WZ}$ | 0   | 20  | 0   | 20  | 0   | 20  | ns   | 4, 5  |
| Output active from write end     | $t_{OW}$ | 5   | -   | 5   | -   | 5   | -   | ns   | 4, 5  |
| UB/LB low to end of write        | $t_{BW}$ | 35  | -   | 55  | -   | 70  | -   | ns   |       |

Shaded areas indicate preliminary information.

Write waveform 1 ( $\overline{WE}$  controlled)<sup>10,11</sup>



Write waveform 2 (Chip enables controlled)<sup>10,11</sup>






SRAM


Data retention characteristics (over the operating range)<sup>13,5</sup>

| Parameter                            | Sym               | Test conditions  | Min             | Max | Unit |
|--------------------------------------|-------------------|--|-----------------|-----|------|
| V <sub>CC</sub> for data retention   | V <sub>DR</sub>   | V <sub>CC</sub> = 1.2V<br>$\overline{CS1} \geq V_{CC} - 0.1V$ or<br>$\overline{UB} = \overline{LB} > V_{CC} - 0.1V$<br>V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.1V or<br>V <sub>IN</sub> ≤ 0.1V | 1.2V            | -   | V    |
| Data retention current               | I <sub>CCDR</sub> |  | -               | 2   | μA   |
| Chip deselect to data retention time | t <sub>CDR</sub>  |  | 0               | -   | ns   |
| Operation recovery time              | t <sub>R</sub>    |  | t <sub>RC</sub> | -   | ns   |

Data retention waveform



AC test loads and waveforms








| Parameters      | 3.0V  | 2.5V  | 2.0V  | Unit  |
|-----------------|-------|-------|-------|-------|
| R1              | 1105  | 16670 | 15294 | Ohms  |
| R2              | 1550  | 15380 | 11300 | Ohms  |
| R <sub>TH</sub> | 645   | 8000  | 6500  | Ohms  |
| V <sub>TH</sub> | 1.75V | 1.2V  | 0.85V | Volts |

Notes

- 1 During V<sub>CC</sub> power-up, a pull-up resistor to V<sub>CC</sub> on  $\overline{CS1}$  is required to meet I<sub>SB</sub> specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions.
- 4 t<sub>CLZ</sub> and t<sub>CHZ</sub> are specified with C<sub>L</sub> = 5pF as in Figure C. Transition is measured ±500 mV from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- 6 WE is HIGH for read cycle.
- 7  $\overline{CS1}$  and  $\overline{OE}$  are LOW and CS2 is HIGH for read cycle.
- 8 Address valid prior to or coincident with  $\overline{CS1}$  transition LOW and CS2 HIGH.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10  $\overline{CS1}$  or WE must be HIGH or CS2 LOW during address transitions. Either CE or WE asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 N/A.
- 13 2V data retention applies to commercial temperature range operation only.
- 14 C=30pF, except at high Z and low Z parameters, where C=5pF.




Typical DC and AC characteristics



SRAM

Package diagrams and dimensions




|                | 44-pin TSOP II |          |
|----------------|----------------|----------|
|                | Min (mm)       | Max (mm) |
| A              | 1.2            |          |
| A <sub>1</sub> | 0.05           |          |
| A <sub>2</sub> | 0.95           | 1.05     |
| b              | 0.25           | 0.45     |
| c              | 0.15 (typical) |          |
| d              | 20.85          | 21.05    |
| e              | 10.06          | 10.26    |
| H <sub>e</sub> | 11.56          | 11.96    |
| E              | 0.80 (typical) |          |
| l              | 0.40           | 0.60     |



SRAM

48-ball FBGA



|    | Minimum | Typical | Maximum |
|----|---------|---------|---------|
| A  | -       | 0.75    | -       |
| B  | 6.90    | 7.00    | 7.10    |
| B1 | -       | 3.75    | -       |
| C  | 10.90   | 11.00   | 11.10   |
| C1 | -       | 5.25    | -       |
| D  | 0.30    | 0.35    | 0.40    |
| E  | -       | -       | 1.20    |
| E1 | -       | 0.68    | -       |
| E2 | 0.22    | 0.25    | 0.27    |
| Y  | -       | -       | 0.08    |

Notes

1. Bump counts: 48 (8 row x 6 column).
2. Pitch: (x,y) = 0.75 mm x 0.75 mm (typ).
3. Units: millimeters.
4. All tolerances are +/- 0.050 unless otherwise specified.
5. Typ: typical.
6. Y is coplanarity: 0.08 (max).





## Ordering codes

| Speed (ns) | Ordering Code | Package Type           | Operating Range |
|------------|---------------|------------------------|-----------------|
| 55/70/100  | AS6UA25617-BI | 48-ball fine pitch BGA | Industrial      |
|            | AS6UZ25617-TI | 44-pin TSOP II         |                 |

## Part numbering system

| AS6UA                    | 25617         | Package                | I   |
|--------------------------|---------------|------------------------|---|
| SRAM Intelliwatt™ prefix | Device number | B=CSP BGA<br>T=TSOP II | Temperature range,<br>I=Industrial: -40°C to 85°C |