

3.3V 4M x 4-Bit Dynamic RAM 2k & 4k-Refresh

HYB 3116400BJ/BT(L) -50/-60/-70
HYB 3117400BJ/BT(L) -50/-60/-70

Advanced Information

- 4 194 304 words by 4-bit organization
- 0 to 70 °C operating temperature
- Performance:

		-50	-60	-70	
t_{RAC}	\overline{RAS} access time	50	60	70	ns
t_{CAC}	\overline{CAS} access time	13	15	20	ns
t_{AA}	Access time from address	25	30	35	ns
t_{RC}	Read/Write cycle time	90	110	130	ns
t_{PC}	Fast page mode cycle time	35	40	45	ns


- Single + 3.3 V (± 0.3 V) supply
- Low power dissipation
 - max. 396 active mW (HYB 3117400BJ/BT-50)
 - max. 363 active mW (HYB 3117400BJ/BT-60)
 - max. 330 active mW (HYB 3117400BJ/BT-70)
 - max. 360 active mW (HYB 3116400BJ/BT-50)
 - max. 324 active mW (HYB 3116400BJ/BT-60)
 - max. 288 active mW (HYB 3116400BJ/BT-70)
 - 7.2 mW standby (LV-TTL)
 - 3.6 mW standby (LV-CMOS)
 - 720 μ W standby for L-version
- Output unlatched at cycle end allows two-dimensional chip selection
- Read, write, read-modify-write, \overline{CAS} -before- \overline{RAS} refresh, \overline{RAS} -only refresh, hidden refresh, Self Refresh and test mode
- Fast page mode capability
- All inputs, outputs and clocks fully TTL-compatible
- 2048 refresh cycles / 32 ms for HYB 3117400
4096 refresh cycles / 64 ms for HYB 3116400
- Plastic Package: P-SOJ-26/24-1 (300 mil)
P-TSOPII-26/24-1 (300 mil)

The HYB 3116(7)400BJ/BT is a 16 MBit dynamic RAM organized as 4194304 words by 4-bits. The HYB 3116(7)400BJ/BT utilizes a submicron CMOS silicon gate process technology, as well as advanced circuit techniques to provide wide operating margins, both internally and for the system user. Multiplexed address inputs permit the HYB 3116(7)400BJ/BT to be packaged in a standard SOJ 26/24 300 mil or TSOPII-26/24 300 mil wide plastic package. These packages provide high system bit densities and are compatible with commonly used automatic testing and insertion equipment. System-oriented features include single + 3.3 V (\pm 0.3 V) power supply, direct interfacing with high-performance logic device families. The HYB 3116400BTL parts have a very low power „sleep mode“ supported by Self Refresh.

Ordering Information


Type	Ordering Code	Package	Descriptions
HYB 3117400BJ-50	Q67100-Q1115	P-SOJ-26/24-1 300 mil	DRAM (access time 50 ns)
HYB 3117400BJ-60	Q67100-Q1116	P-SOJ-26/24-1 300 mil	DRAM (access time 60 ns)
HYB 3117400BJ-70	on request	P-SOJ-26/24-1 300 mil	DRAM (access time 70 ns)
HYB 3117400BT-50	Q67100-Q1131	P-TSOPII-26/24-1 300 mil	DRAM (access time 50 ns)
HYB 3117400BT-60	Q67100-Q1132	P-TSOPII-26/24-1 300 mil	DRAM (access time 60 ns)
HYB 3117400BT-70	Q67100-Q1202	P-TSOPII-26/24-1 300 mil	DRAM (access time 70 ns)
HYB 3116400BJ-50	Q67100-Q1123	P-SOJ-26/24-1 300 mil	DRAM (access time 50 ns)
HYB 3116400BJ-60	Q67100-Q1124	P-SOJ-26/24-1 300 mil	DRAM (access time 60 ns)
HYB 3116400BJ-70	on request	P-SOJ-26/24-1 300 mil	DRAM (access time 70 ns)
HYB 3116400BT-50	Q67100-Q1139	P-TSOPII-26/24-1 300 mil	DRAM (access time 50 ns)
HYB 3116400BT-60	Q67100-Q1140	P-TSOPII-26/24-1 300 mil	DRAM (access time 60 ns)
HYB 3116400BT-70	Q67100-Q1185	P-TSOPII-26/24-1 300 mil	DRAM (access time 70 ns)
HYB 3116400BTL-50	on request	P-TSOPII-26/24-1 300 mil	LP-DRAM (access time 50 ns)
HYB 3116400BTL-60	on request	P-TSOPII-26/24-1 300 mil	LP-DRAM (access time 60 ns)
HYB 3116400BTL-70	on request	P-TSOPII-26/24-1 300 mil	LP-DRAM (access time 70 ns)

Pin Configuration (top view)




Pin Names

A0 to A10	Row & Column Address Inputs for HYB 3117400
A0 to A11	Row Address Inputs for HYB 3116400
A0 to A9	Column Address Inputs for HYB 3116400
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{OE}}$	Output Enable
I/O1 -I/O4	Data Input/Output
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Input
V_{CC}	Power Supply (+ 3.3 V)
V_{SS}	Ground (0 V)
N.C.	Not connected



Block Diagram for HYB 3117400



SPB02976

Block Diagram for HYB 3116400

Absolute Maximum Ratings

Operating temperature range	0 to 70 °C
Storage temperature range.....	- 55 to 150 °C
Input/output voltage	- 0.5 to min ($V_{CC} + 0.5, 4.6$) V
Power supply voltage.....	- 0.5 V to 4.6 V
Power dissipation.....	0.5 W
Data out current (short circuit)	50 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics (values in brackets for HYB 3117400)

$T_A = 0$ to 70 °C, $V_{SS} = 0$ V, $V_{CC} = 3.3$ V \pm 0.3 V, $t_T = 5$ ns

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Input high voltage	V_{IH}	2.0	$V_{CC} + 0.5$	V	1)
Input low voltage	V_{IL}	- 0.5	0.8	V	1)
TTL Output high voltage ($I_{OUT} = -2$ mA)	V_{OH}	2.4	-	V	1)
TTL Output low voltage ($I_{OUT} = 2$ mA)	V_{OL}	-	0.4	V	1)
CMOS Output high voltage ($I_{OUT} = -100$ μ A)	V_{OH}	$V_{CC} - 0.2$	-	V	
CMOS Output low voltage ($I_{OUT} = 100$ μ A)	V_{OL}	-	0.2	V	
Input leakage current (0 V $\leq V_{IH} \leq V_{CC} + 0.3$ V, all other pins = 0 V)	$I_{I(L)}$	- 10	10	μ A	1)
Output leakage current (DO is disabled, 0 V $\leq V_{OUT} \leq V_{CC} + 0.3$ V)	$I_{O(L)}$	- 10	10	μ A	1)
Average V_{CC} supply current: -50 ns version -60 ns version -70 ns version (\overline{RAS} , \overline{CAS} , address cycling, $t_{RC} = t_{RC}$ min.)	I_{CC1}	-	100(120) 90 (110) 80 (100)	mA mA mA	2) 3) 4) 2) 3) 4) 2) 3) 4)
Standby V_{CC} supply current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC2}	-	2	mA	-
Average V_{CC} supply current, during \overline{RAS} -only refresh cycles: -50 ns version -60 ns version -70 ns version (\overline{RAS} cycling: $\overline{CAS} = V_{IH}$, $t_{RC} = t_{RC}$ min.)	I_{CC3}	-	100(120) 90 (110) 80 (100)	mA mA mA	2) 4) 2) 4) 2) 4)

DC Characteristics (values in brackets for HYB 3117400)(cont'd)

$T_A = 0$ to 70 °C, $V_{SS} = 0$ V, $V_{CC} = 3.3$ V \pm 0.3 V, $t_T = 5$ ns

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Average V_{CC} supply current, during fast page mode: -50 ns version -60 ns version -70 ns version ($\overline{RAS} = V_{IL}$, \overline{CAS} , address cycling, $t_{PC} = t_{PC\ min.}$)	I_{CC4}	–	40 (40) 35 (35) 30 (30)	mA mA mA	2) 3) 4) 2) 3) 4) 2) 3) 4)
Standby V_{CC} supply current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2$ V)	I_{CC5}	–	1 200	mA μ A	1) L-version
Average V_{CC} supply current, during \overline{CAS} -before-RAS refresh mode: -50 ns version -60 ns version -70 ns version (\overline{RAS} , \overline{CAS} cycling, $t_{RC} = t_{RC\ min.}$)	I_{CC6}	–	100(120) 90 (110) 80 (100)	mA mA mA	2) 4) 2) 4) 2) 4)
Average Self Refresh Current (CBR cycle with $t_{RAS} > t_{RASS\ min.}$, \overline{CAS} held low, $\overline{WE} = V_{CC} - 0.2$ V, Address and $D_{in} = V_{CC} - 0.2$ V or 0.2 V)	I_{CC7}	–	1 250	mA μ A	L-version

Capacitance

$T_A = 0$ to 70 °C, $V_{CC} = 3.3$ V \pm 0.3 V, $f = 1$ MHz

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input capacitance (A0 to A10, A11)	C_{I1}	–	5	pF
Input capacitance (\overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE})	C_{I2}	–	7	pF
I/O capacitance (I/O1 - I/O4)	C_{I0}	–	7	pF

AC Characteristics ⁵⁾⁶⁾

16F

 $T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}$, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $t_T = 5 \text{ ns}$

Parameter	Symbol	Limit Values						Unit	Note
		-50		-60		-70			
		min.	max.	min.	max.	min.	max.		

Common Parameters

Random read or write cycle time	t_{RC}	90	–	110	–	130	–	ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	30	–	40	–	50	–	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	50	10 k	60	10 k	70	10 k	ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	13	10 k	15	10 k	20	10 k	ns	
Row address setup time	t_{ASR}	0	–	0	–	0	–	ns	
Row address hold time	t_{RAH}	8	–	10	–	10	–	ns	
Column address setup time	t_{ASC}	0	–	0	–	0	–	ns	
Column address hold time	t_{CAH}	10	–	15	–	15	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	18	37	20	45	20	50		
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	13	25	15	30	15	35	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	13		15	–	20	–	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	50		60	–	70	–	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5	–	5	–	5	–	ns	
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	7
Refresh period for HYB 3117400	t_{REF}	–	32	–	32	–	32	ms	
Refresh period for HYB 3116400	t_{REF}	–	64	–	64	–	64	ms	
Refresh period for L-version	t_{REF}	–	256	–	256	–	256	ms	

Read Cycle

Access time from $\overline{\text{RAS}}$	t_{RAC}	–	50	–	60	–	70	ns	8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	–	13	–	15	–	20	ns	8, 9
Access time from column address	t_{AA}	–	25	–	30	–	35	ns	8,10
$\overline{\text{OE}}$ access time	t_{OEA}	–	13	–	15	–	20	ns	
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	25	–	30	–	35	–	ns	
Read command setup time	t_{RCS}	0	–	0	–	0	–	ns	
Read command hold time	t_{RCH}	0	–	0	–	0	–	ns	11

AC Characteristics (cont'd) ^{5/6)}

16F

 $T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}$, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $t_T = 5 \text{ ns}$

Parameter	Symbol	Limit Values						Unit	Note
		-50		-60		-70			
		min.	max.	min.	max.	min.	max.		
Read command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0	–	0	–	0	–	ns	11
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0	–	0	–	0	–	ns	8
Output buffer turn-off delay	t_{OFF}	0	13	0	15	0	20	ns	12
Output buffer turn-off delay from OE	t_{OEZ}	0	13	0	15	0	20	ns	12
Data to $\overline{\text{OE}}$ low delay	t_{DZO}	0	–	0	–	0	–	ns	13
$\overline{\text{CAS}}$ high to data delay	t_{CDD}	13	–	15	–	20	–	ns	14
$\overline{\text{OE}}$ high to data delay	t_{ODD}	13	–	15	–	20	–	ns	14

Write Cycle

Write command hold time	t_{WCH}	8	–	10	–	10	–	ns	
Write command pulse width	t_{WP}	8	–	10	–	10	–	ns	
Write command setup time	t_{WCS}	0	–	0	–	0	–	ns	15
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	13	–	15	–	20	–	ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	13	–	15	–	20	–	ns	
Data setup time	t_{DS}	0	–	0	–	0	–	ns	16
Data hold time	t_{DH}	10	–	10	–	15	–	ns	16
Data to $\overline{\text{CAS}}$ low delay	t_{DZC}	0	–	0	–	0	–	ns	13

Read-Modify-Write Cycle

Read-write cycle time	t_{RWC}	126	–	150	–	180	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	68	–	80	–	95	–	ns	15
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	31	–	35	–	45	–	ns	15
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	43	–	50	–	60	–	ns	15
$\overline{\text{OE}}$ command hold time	t_{OEH}	13	–	15	–	20	–	ns	

Fast Page Mode Cycle

Fast page mode cycle time	t_{PC}	35	–	40	–	45	–	ns	
$\overline{\text{CAS}}$ precharge time	t_{CP}	10	–	10	–	10	–	ns	

AC Characteristics (cont'd) ⁵⁾⁶⁾
 $T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}$, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $t_T = 5 \text{ ns}$

Parameter	Symbol	Limit Values						Unit	Note
		-50		-60		-70			
		min.	max.	min.	max.	min.	max.		
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}	–	30	–	35	–	40	ns	7
$\overline{\text{RAS}}$ pulse width	t_{RAS}	50	200 k	60	200 k	70	200 k	ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{RAS}}$ Delay	t_{RHPC}	30	–	35	–	40	–	ns	

Fast Page Mode Read-Modify-Write Cycle

Fast page mode read-write cycle time	t_{PRWC}	71	–	80	–	95	–	ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$	t_{CPWD}	48	–	55	–	65	–	ns	

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle

$\overline{\text{CAS}}$ setup time	t_{CSR}	10	–	10	–	10	–	ns	
$\overline{\text{CAS}}$ hold time	t_{CHR}	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	5	–	5	–	5	–	ns	
Write to $\overline{\text{RAS}}$ precharge time	t_{WRP}	10	–	10	–	10	–	ns	
Write hold time referenced to $\overline{\text{RAS}}$	t_{WRH}	10	–	10	–	10	–	ns	

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test Cycle

$\overline{\text{CAS}}$ precharge time	t_{CPT}	35	–	40	–	40	–	ns	
--	-----------	----	---	----	---	----	---	----	--

Test Mode

$\overline{\text{CAS}}$ hold time	t_{CHRT}	30	–	30	–	30	–	ns	
Write command setup time	t_{WTS}	10	–	10	–	10	–	ns	
Write command hold time	t_{WTH}	10	–	10	–	10	–	ns	

Self Refresh Cycle

$\overline{\text{RAS}}$ pulse width	t_{RASS}	100 k	–	100 k	–	100 k	–	ns	17
$\overline{\text{RAS}}$ precharge time	t_{RPS}	95	–	110	–	130	–	ns	17
$\overline{\text{CAS}}$ hold time	t_{CHS}	– 50	–	– 50	–	– 50	–	ns	17


Notes:

- 1) All voltages are referenced to V_{SS} .
- 2) I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} depend on cycle rate.
- 3) I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 4) Address can be changed once or less while $RAS = V_{IL}$. In case of I_{CC4} it can be changed once or less during a page mode cycle.
- 5) An initial pause of 200 μs is required after power-up followed by 8 \overline{RAS} cycles of which at least one cycle has to be a refresh cycle, before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8 \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- 6) AC measurements assume $t_T = 5$ ns.
- 7) $V_{IH (min.)}$ and $V_{IL (max.)}$ are reference levels for measuring timing of input signals. Transition times are also measured between V_{IH} and V_{IL} .
- 8) Measured with a load equivalent to 100 pF and at $V_{OH} = 2.0$ V ($I_{OH} = -2$ mA), $V_{OH} = 0.8$ V ($I_{OH} = 2$ mA).
- 9) Operation within the $t_{RCD (max.)}$ limit ensures that $t_{RAC (max.)}$ can be met. $t_{RCD (max.)}$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD (max.)}$ limit, then access time is controlled by t_{CAC} .
- 10) Operation within the $t_{RAD (max.)}$ limit ensures that $t_{RAC (max.)}$ can be met. $t_{RAD (max.)}$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD (max.)}$ limit, then access time is controlled by t_{AA} .
- 11) Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 12) $t_{OFF (max.)}$, $t_{OEZ (max.)}$ define the time at which the output achieves the open-circuit conditions and are not referenced to output voltage levels.
- 13) Either t_{DZC} or t_{DZO} must be satisfied.
- 43) Either t_{CDD} or t_{ODD} must be satisfied.
- 15) t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} > t_{WCS (min.)}$, the cycle is an early write cycle and data out pin will remain open-circuit (high impedance) through the entire cycle; if $t_{RWD} > t_{RWD (min.)}$, $t_{CWD} > t_{CWD (min.)}$ and $t_{AWD} > t_{AWD (min.)}$, the cycle is a read-write cycle and I/O will contain data read from the selected cells. If neither of the above sets of conditions is satisfied, the condition of I/O (at access time) is indeterminate.
- 16) These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{WE} leading edge in read-write cycles
- 17) When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:


If row addresses are being refreshed on an evenly distributed manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh.

If row addresses are being refreshed in any other manner (ROR - Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.


Waveforms




Read Cycle




Write Cycle (Early Write)




Write Cycle (\overline{OE} Controlled Write)




Read-Write (Read-Modify-Write) Cycle




Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle




Fast Page Mode Read-Modify-Write Cycle




RAS-Only Refresh Cycle




Self Refresh




CAS-Before-RAS Refresh Cycle




Hidden Refresh Cycle (Read)



Hidden Refresh Cycle (Early Write)




CAS-Before-RAS Refresh Counter Test Cycle



Test Mode Entry

Package Outlines


P-SOJ-26/24 (300 mil) (Small Outline J-leaded Package)



1) Does not include plastic or metal protrusion of 0.15 max. per side

GPJ05628

P-TSOPII-26/24 (300 mil) (Thin Small Outline J-leaded Package)



1) Does not include plastic or metal protrusion of 0.15 max. per side

GPX05657

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm