

LH530800A-Y

CMOS 1M (128K × 8)
Mask-Programmable ROM

FEATURES

- 131,072 × 8 bit organization
- Access time:
 - 500 ns (MAX.) at $2.6 \text{ V} \leq V_{CC} < 4.5 \text{ V}$
 - 150 ns (MAX.) at $4.5 \text{ V} \leq V_{CC} < 5.5 \text{ V}$
- Low-power consumption:
 - Operating: 193 mW (MAX.)
 - Standby: 550 μW (MAX.)
- Fully-static operation
- Three-state outputs
- Mask-programmable control pin:
Pin 24 = OE/ \overline{OE}
- Wide range power supply:
2.6 V to 5.5 V
- Packages:
 - 32-pin, 600-mil DIP
 - 32-pin, 525-mil SOP
 - 44-pin, 10 × 10 mm² QFP

DESCRIPTION

The LH530800A-Y is a 1M-bit mask-programmable ROM organized as 131,072 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP, SOP, and QFP Packages




Figure 2. LH530800A-Y Block Diagram

530800A-Y-2

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₀ - A ₁₆	Address input	
D ₀ - D ₇	Data Output	
CE	Chip enable input	
OE/OE	Output enable input	1

NOTE:

1. Active levels of OE/OE are mask-programmable.

SIGNAL	PIN NAME	NOTE
V _{CC}	Power supply	
GND	Ground	
NC	Non connection	

TRUTH TABLE

CE	OE/OE	D ₀ - D ₇	SUPPLY CURRENT	NOTE
H	X	High-Z	Standby (I _{SB})	1
L	L/H	High-Z	Operating (I _{CC})	
L	H/L	D _{OUT}	Operating (I _{CC})	

NOTE:

1. X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} +0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC} +0.3	V
Operating temperature	T _{OPR}	0 to +70	°C
Storage temperature	T _{STG}	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	2.6		5.5	V

DC CHARACTERISTICS (V_{CC} = 2.6 V to 5.5 V, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input 'Low' voltage	V _{IL}		-0.3		0.4	V	
Input 'High' voltage	V _{IH}		0.8 × V _{CC}		V _{CC} + 0.3	V	
Output 'Low' voltage	V _{OL}	I _{OL} = 400 μA			0.4	V	
Output 'High' voltage	V _{OH}	I _{OH} = -100 μA	0.8 × V _{CC}			V	
Input leakage current	I _{IL}	V _{IN} = 0 V to V _{CC}			10	μA	
Output leakage current	I _{LO}	V _{OUT} = 0 V to V _{CC}			10	μA	1
Operating current	I _{CC1}	t _{RC} = 150 ns			35	mA	2
	I _{CC2}	t _{RC} = 500 ns			18	mA	3
	I _{CC3}	t _{RC} = 500 ns			12	mA	4
Standby current	I _{S81}	CĒ = V _{IH}			2	mA	
	I _{S82}	CĒ = V _{CC} - 0.2 V			100	μA	
Input capacitance	C _{IN}	f = 1 MHz, t _A = 25°C			10	pF	
Output capacitance	C _{OUT}				10	pF	

NOTES:

1. CE/OE = V_{IH}, OE = V_{IL}, outputs open
2. 4.5 V ≤ V_{CC} ≤ 5.5 V
3. 3.4 V < V_{CC} < 4.5 V
4. 2.6 V ≤ V_{CC} ≤ 3.4 V

ORDERING INFORMATION

LH530800A-Y	X	- #
Device Type	Package	Speed
		50 500 Access Time (ns)
		D 32-pin, 600-mil DIP (DIP32-P-600) M 44-pin, 10 x 10 mm ² QFP (QFP44-P-1010) N 32-pin, 525-mil SOP (SOP32-P-525)
		CMOS 1M (128K x 8) Mask-Programmable ROM
Example: LH530800A-YD-50 (CMOS 1M (128K x 8) Mask-Programmable ROM, 150 ns, 32-pin, 600-mil DIP)		530800A-Y-3