# 3.3V / 5V ECL Differential Receiver/Driver with High and Low Gain

The EP16VB is a world-class differential receiver/driver. The device is functionally equivalent to the EP16 and LVEP16 devices but with both high and low gain outputs.  $Q_{HG}$  and  $\overline{Q}_{HG}$  outputs have a DC gain several times larger than the DC gain of an EP16.  $\overline{Q}$  output is provided for feedback purposes.

The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and V<sub>CC</sub> via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

Special considerations are required for differential inputs under No Signal conditions to prevent instability.

The 100 Series contains temperature compensation.

- 300 ps Typical Propagation Delay
- Gain > 200
- Maximum Frequency > 3 GHz Typical
- PECL Mode Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 5.5 V with  $V_{EE} = 0 V$
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with  $V_{EE} = -3.0 \text{ V}$  to -5.5 V
- V<sub>BB</sub> Output



# ON Semiconductor™

http://onsemi.com

#### MARKING DIAGRAMS\*







TSSOP-8 **DT SUFFIX** CASE 948R



K = MC100

A = Assembly Location

L = Wafer Lot

Y = Year


W = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MC100EP16VBD	SO-8	98 Units/Rail
MC100EP16VBDR2	SO-8	2500 Tape & Reel
MC100EP16VBDT	TSSOP-8	100 Units/Rail
MC100EP16VBDTR2	TSSOP-8	2500 Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

<sup>\*</sup>For additional information, see Application Note AND8002/D



# **PIN DESCRIPTION**

PIN	FUNCTION
D*, <del>D</del> *	ECL Data Inputs
Q	ECL Data Output
$Q_{HG}, \overline{Q_{HG}}$	ECL High Gain Data Outputs
$V_{BB}$	Reference Voltage Output
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply

<sup>\*</sup> Pins will default LOW when left open.

Figure 1. 8-Lead Pinout (Top View) and Logic Diagram

# **ATTRIBUTES**

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	N/A
ESD Protection Human Body Model Machine Model Charged Device Model	> 4 kV > 200 V > 2 kV
Moisture Sensitivity, Indefinite Time Out of DryPack (Note 1)	Level 1
Flammability Rating Oxygen Index	UL 94 V-0 @ 0.125 in 28 to 34
Transistor Count	167
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	•

<sup>1.</sup> For additional information, see Application Note AND8003/D.

# MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
VI	PECL Mode Input Voltage	V <sub>EE</sub> = 0 V	$V_{I} \leq V_{CC}$	6	V
	NECL Mode Input Voltage	$V_{CC} = 0 V$	$V_I \ge V_{EE}$	-6	V
l <sub>out</sub>	Output Current	Continuous		50	mA
		Surge		100	mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
TA	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction to Ambient)	0 LFPM	8 SOIC	190	°C/W
		500 LFPM	8 SOIC	130	°C/W
$\theta_{JC}$	Thermal Resistance (Junction to Case)	std bd	8 SOIC	41 to 44	°C/W
$\theta_{JA}$	Thermal Resistance (Junction to Ambient)	0 LFPM	8 TSSOP	185	°C/W
		500 LFPM	8 TSSOP	140	°C/W
$\theta_{JC}$	Thermal Resistance (Junction to Case)	std bd	8 TSSOP	41 to 44	°C/W
T <sub>sol</sub>	Wave Solder	<2 to 3 sec @ 248°C		265	°C

 $<sup>2. \ \ \</sup>text{Maximum Ratings are those values beyond which device damage may occur.}$ 

### 100EP DC CHARACTERISTICS, PECL $V_{CC} = 3.3 \text{ V}$ , $V_{EE} = 0 \text{ V}$ (Note 3)

			-40°C 25°C									
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		24	34	44	26	36	46	28	38	48	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 4)		2125	2250	2375	2100	2230	2350	2100	2220	2350	mV
V <sub>OL</sub>	Output LOW Voltage (Note 4)		1305	1430	1555	1305	1400	1555	1305	1380	1555	mV
$V_{IH}$	Input HIGH Voltage (Single Ended)		2075		2420	2075		2420	2075		2420	mV
$V_{IL}$	Input LOW Voltage (Single Ended)		1355		1675	1355		1675	1355		1675	mV
$V_{BB}$	Output Voltage Reference		1760	1860	1960	1720	1820	1920	1690	1790	1890	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 5)		2.0		3.3	2.0		3.3	2.0		3.3	V
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
I <sub>IL</sub>		D D	0.5 –150			0.5 -150			0.5 -150			μΑ

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

3. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.3 V to -2.2 V.

- 4. All loading with 50 ohms to  $V_{CC}$ –2.0 volts.
- 5. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.

### 100EP DC CHARACTERISTICS, PECL V<sub>CC</sub> = 5.0 V, V<sub>EE</sub> = 0 V (Note 6)

			–40°C			25°C			85°C			
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		24	34	44	26	36	46	28	38	48	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 7)		3825	3950	4075	3800	3930	4050	3800	3920	4050	mV
V <sub>OL</sub>	Output LOW Voltage (Note 7)		3005	3130	3255	3005	3100	3255	3005	3080	3255	mV
V <sub>IH</sub>	Input HIGH Voltage (Single Ended)		3775		4120	3775		4120	3775		4120	mV
$V_{IL}$	Input LOW Voltage (Single Ended)		3055		3375	3055		3375	3055		3375	mV
$V_{BB}$	Output Voltage Reference		3460	3560	3660	3420	3520	3620	3390	3490	3590	mV
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Differential) (Note 8)		2.0		5.0	2.0		5.0	2.0		5.0	V
I <sub>IH</sub>	Input HIGH Current				150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

- 6. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +2.0 V to -0.5 V.
- All loading with 50 ohms to V<sub>CC</sub>-2.0 volts.
   V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential

### 100EP DC CHARACTERISTICS, NECL $V_{CC} = 0 \text{ V}$ ; $V_{EE} = -5.5 \text{ V}$ to -3.0 V (Note 9)

		-40°C 25°C									
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	24	34	44	26	36	46	28	38	48	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 10)	-1175	-1050	-925	-1200	-1070	-950	-1200	-1080	-950	mV
V <sub>OL</sub>	Output LOW Voltage (Note 10)	-1995	-1870	-1745	-1995	-1900	-1745	-1995	-1920	-1745	mV
V <sub>IH</sub>	Input HIGH Voltage (Single Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single Ended)	-1945		-1625	-1945		-1625	-1945		-1625	mV
$V_{BB}$	Output Voltage Reference	-1540	-1440	-1340	-1580	-1480	-1380	-1610	-1510	-1410	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 11)	V <sub>EE</sub>	+2.0	0.0	V <sub>EE</sub>	+2.0	0.0	V <sub>EE</sub>	+2.0	0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

- 9. Input and output parameters vary 1:1 with V<sub>CC</sub>.
- 10. All loading with 50 ohms to V<sub>CC</sub>-2.0 volts.

  11. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

AC CHARACTERISTICS  $V_{CC} = 0 \text{ V}$ ;  $V_{EE} = -3.0 \text{ V}$  to -5.5 V or  $V_{CC} = 3.0 \text{ V}$  to 5.5 V;  $V_{EE} = 0 \text{ V}$  (Note 12)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency (See Figure 2. F <sub>max</sub> /JITTER)		> 3			> 3			> 3		GHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay (Differential) $\overline{\mathbb{Q}}$ (Differential) QHG, $\overline{\mathbb{Q}}$ (Single Ended) $\overline{\mathbb{Q}}$ (Single Ended) QHG, $\overline{\mathbb{Q}}$ HG	200 200 250 250	275 280 325 330	350 350 400 400	250 250 300 300	300 300 350 350	400 400 450 450	275 275 325 325	310 320 360 370	425 425 475 475	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 13)		5.0	20		5.0	20		5.0	20	ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter (See Figure 2. F <sub>max</sub> /JITTER)		0.2	< 1		0.2	< 1		0.2	< 1	ps
$V_{PP}$	Input Voltage Swing (Differential) HG (Differential) $\overline{\mathbb{Q}}$	25 150	800 800	1200 1200	25 150	800 800	1200 1200	25 150	800 800	1200 1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% – 80%) QHG, QHG	200 70	270 130	400 220	220 80	300 150	420 240	250 100	310 170	450 270	ps

Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 ohms to V<sub>CC</sub>-2.0 V.
 Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.




Figure 2. F<sub>max</sub>/Jitter for QHG, QHG Output




Figure 3.  $F_{max}$ /Jitter for  $\overline{Q}$  Output




Figure 4. Typical Termination for Output Driver and Device Evaluation (Refer to Application Note AND8020 – Termination of ECL Logic Devices.)

### **Resource Reference of Application Notes**

AN1404 – ECLinPS Circuit Performance at Non–Standard V<sub>IH</sub> Levels

AN1405 – ECL Clock Distribution Techniques

AN1406 – Designing with PECL (ECL at +5.0 V)

AN1504 — Metastability and the ECLinPS Family

AN1568 - Interfacing Between LVDS and ECL

AN1650 – Using Wire-OR Ties in ECLinPS Designs

AN1672 - The ECL Translator Guide

AND8001 - Odd Number Counters Design

AND8002 - Marking and Date Codes


AND8009 - ECLinPS Plus Spice I/O Model Kit

AND8020 - Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at http://onsemi.com.

#### PACKAGE DIMENSIONS

#### SO-8 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751-07 ISSUE W




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- SIDE.

  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
Н	0.10	0.10 0.25		0.010	
7	0.19	0.25	0.007	0.010	
K	0.40 1.27 0		0.016	0.050	
M	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	0.228	0.244		

#### TSSOP-8 **DT SUFFIX** PLASTIC TSSOP PACKAGE CASE 948R-02 **ISSUE A**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
  PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 5. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	2.90	3.10	0.114	0.122
С	0.80	1.10	0.031	0.043
D	0.05	0.15	0.002	0.006
F	0.40	0.70	0.016	0.028
G	0.65	BSC	0.026	BSC
K	0.25	0.40	0.010	0.016
L	4.90	BSC	0.193	
M	0°	6 °	0°	6°



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.