

- Generates User-Programmable Control Signals (Horizontal Sync, Vertical Sync, and Blanking) Which Support a Broad Range of Raster-Scan Display Systems with Varying Resolutions and Scan Rates
- Provides Memory Refresh at User Programmable Rates
- When Combined with the SMJ4161 VRAM, Memory Availability to the Host is Virtually Unlimited, Since Display Access and Dynamic RAM Refresh Require Less than Six Percent of the Memory Bandwidth
- Directly Drives up to 64 SMJ4161 VRAMs or Conventional DRAM Memories with No External Buffering
- Synchronizes to an External Video Source, Which Allows Superimposing of an Image upon an Externally Generated Source
- Independent Video and System Clocks Allow the Video System and the Host Processor to Run Asynchronously
- Supports Both Interlaced and Noninterlaced Displays
- Interfaces Easily to a Wide Variety of Microprocessors (8, 16, 20, and 32-Bit Data Bus Widths)
- Can Be Configured to Support Dot Rates from 5 MHz up to 130 MHz, When Used in Conjunction with the SMJ4161
- X-Y Mode Supports Processors with Limited Addressing Range and More Efficient Drawing Algorithms


description

The high-performance Video System Controller (VSC) has been developed to control the video display and main memory subsystems of a bit-mapped graphics system. A monolithic NMOS device, the VSC controls the SMJ4161 Multiport Video RAM (VRAM) and 256K Multiport Video RAM, as well as the conventional 64K and 256K dynamic RAMs.

Most delays caused by conflicts with display update functions are eliminated by the VSC. The host is relieved of system memory control, the video memory refresh, and VRAM internal shift register reload for bit-mapped displays.

Highly programmable, the VSC supports a broad range of raster-scan display systems with various resolutions and scan rates.

**SMJ34061GB . . . 68-PIN PGA
CERAMIC PACKAGE†
(BOTTOM VIEW)**



† See Pin Assignments Table (Page 2) and Pin Descriptions for location and description of all pins.

- 21 Address Bits Directly Access a 2 Megaword Address Space with Arbitrary Word Width
- Standard and Class B Processing
 - SM Prefix . . . Standard Processing
 - SMJ Prefix . . . Class B Processing
- Package Type Available:
 - 68 Pin Grid Array (GB)

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1987, Texas Instruments Incorporated

14-283

PIN ASSIGNMENTS (GB PACKAGE)


PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION
A2	RA0	C11	$\overline{W}$	J10	CA6
A3	RA2	D1	$\overline{RAS3}$	J11	CA7
A4	MA1	D2	$\overline{RAS2}$	K1	RDY/ $\overline{HOLD}$
A5	MA3	D10	$\overline{TR/QE}$	K2	$\overline{CEL}$
A6	VSS	D11	RESET	K3	SYSCLK
A7	MA6	E1	$\overline{RAS1}$	K4	FS0
A8	MA8	E2	$\overline{RAS0}$	K5	FS2
A9	RA4	E10	R/ $\overline{W}$	K6	D0
A10	RA6	E11	CA0	K7	D2
B1	VCC	F1	VSS	K8	D4
B2	RS1	F2	$\overline{CASHI}$	K9	D6
B3	RA1	F10	CA1	K10	CA8
B4	MA0	F11	VSS	K11	VCC
B5	MA2	G1	$\overline{CASLO}$	L2	$\overline{HOLDACK}$
B6	MA4	G2	$\overline{BLANK}$	L3	$\overline{CEH}$
B7	MA5	G10	CA2	L4	ALE
B8	MA7	G11	CA3	L5	FS1
B9	RA3	H1	$\overline{VSYNC}$	L6	VSS
B10	RA5	H2	$\overline{HSYNC}$	L7	D1
B11	RA7	H10	CA4	L8	D3
C1	RS0	H11	CA5	L9	D5
C2	$\overline{CS}$	J1	VIDCLK	L10	D7
C10	RA8	J2	$\overline{INT}$		

The VSC performs four major functions:


- 1) Allows the host virtually unimpeded access to VRAMs, directly (host direct) or indirectly (X-Y).
- 2) Automatically generates the DRAM-refresh cycles needed to maintain data stored within the DRAMs.
- 3) Performs display-update cycles needed to periodically load new video data into the VRAM shift registers.
- 4) Generates sync and blanking signals necessary for monitor control.

All VSC inputs and outputs are TTL compatible. The VSC is guaranteed for operation from -55°C to 110°C .

typical system block diagram



functional block diagram



SM/SMJ34061 VIDEO SYSTEM CONTROLLER

pin descriptions

NAME	I/O	DESCRIPTION
MA8-MA0	O	Memory Address. These memory address outputs are multiplexed address lines designed to interface directly to SMJ4161 VRAMs, as well as conventional DRAMs. MA0 is the LSB.
RA8-RA0	I	Row Address. These address inputs are multiplexed to memory address pins MA8-MA0 during row address time when a host-initiated memory access cycle is executed. For host-initiated shift register-transfer cycles, these inputs are multiplexed to MA8-MA0 during column address time. RA0 is the LSB.
CA8-CA0	I	Column Address. These address inputs are multiplexed to memory address pins MA8-MA0 during column address time when a host-initiated memory access cycle is executed. For a host-initiated shift register-transfer cycle, these inputs are multiplexed to MA8-MA0 during row address time. CA0 is the LSB.
RS1-RS0	I	Row Address Strobe Selects. During host-direct cycles and shift register-transfer cycles, these signals determine which of the four row address strobes, $\overline{RAS3}$ - $\overline{RAS0}$, is driven active low. If extended $\overline{RAS}$ mode is enabled, these inputs are ignored.
$\overline{CEH}$	I	Column Address Enable High. An active low from this signal enables $\overline{CASH}$ during a host-initiated memory cycle.
$\overline{CEL}$	I	Column Address Enable Low. An active low from this signal enables $\overline{CASL}$ during a host-initiated memory access cycle. $\overline{CEL}$ also strobes data into the internal registers during register write cycles and enables register data onto D7-D0 during register read cycles.
ALE	I	Address Latch Enable. The high-to-low transition of ALE latches the $\overline{CS}$, RA8-RA0, CA8-CA0, RS1-RS0, and FS2-FS0 inputs and is interpreted by the VSC as a command from the host to initiate the cycle specified by the values latched at these inputs.
R/ $\overline{W}$	I	Read/Write. During a host initiated memory cycle or internal register access, R/ $\overline{W}$ determines the direction of data transfer (high for read, low for write). By appropriately controlling the state of the R/ $\overline{W}$ input, the system is allowed to execute the following cycles: read, write, early write, or read-modify-write.
$\overline{INT}$	O	Interrupt Request. The interrupt-request output indicates that an interrupt condition previously enabled by the host processor has occurred. $\overline{INT}$ will remain active until the host processor initiates a read of the Status Register.
D7-D0	I/O	Data Bus. The host accesses the internal registers of the VSC through this 8-bit bidirectional data bus. Each host-accessible register within the VSC must be accessed one byte at a time via D7-D0. D0 is the LSB.
RDY/ $\overline{HOLD}$	O	Ready or Hold. The operation and timing of RDY/ $\overline{HOLD}$ is defined by two control bits contained in Control Register 2. RDY/ $\overline{HOLD}$ can be configured to operate in "ready," "wait," or "hold" modes to accommodate various host processor interfaces.
$\overline{HOLDACK}$	I	Hold Acknowledge. When the VSC is configured in hold/hold acknowledge mode, the host issues a handshaking signal by driving $\overline{HOLDACK}$ low. The VSC can perform an internally requested cycle (display update or DRAM refresh) in this mode only when a handshaking acknowledgment has been received. $\overline{HOLDACK}$ is also used to configure the active level of RDY/ $\overline{HOLD}$ at system power up.
$\overline{CS}$	I	Chip Select. This input operates as a master chip select. Before any host-initiated access involving the VSC can begin, $\overline{CS}$ must be active low.
FS2-FS0	I	Function Select. The three-bit function select code input on FS2-FS0 indicates the type of cycle requested by the host processor.

pin descriptions (continued)

NAME	I/O	DESCRIPTION
SYSCLK	I	System Clock. This input is used to generate the timing of signals output to the memory, and the timing of the $\overline{\text{INT}}$ and the RDY/ $\overline{\text{HOLD}}$ signals output to the host. All host interface signals input to the VSC must be synchronous to SYSCLK.
$\overline{\text{RESET}}$	I	Reset. An active-low $\overline{\text{RESET}}$ places the VSC in a known initial state. While $\overline{\text{RESET}}$ is low, the internal registers are forced to their default values, and all VRAM control outputs are forced to their inactive levels. $\overline{\text{RESET}}$ should be driven low when power is first applied and remain low for at least 1 ms.
$\overline{\text{RAS3}}$ - $\overline{\text{RAS0}}$	O	Row Address Strobes. These active-low outputs are designed to drive the $\overline{\text{RAS}}$ inputs on both the SMJ4161 VRAM and conventional DRAMs. During display update and refresh cycles, all four $\overline{\text{RAS}}$ outputs are driven active low in the default mode of operation.
$\overline{\text{CASHI}}$	O	Column Address Strobe High. This active-low output is designed to directly drive the $\overline{\text{CAS}}$ inputs on both the SMJ4161 VRAM and conventional DRAMs. During memory cycles initiated by the host, $\overline{\text{CASHI}}$ becomes active only after the $\overline{\text{CEH}}$ input is driven active low.
$\overline{\text{CASLO}}$	O	Column Address Strobe Low. The operation of $\overline{\text{CASLO}}$ is similar to that of $\overline{\text{CASHI}}$, as described above, except that $\overline{\text{CASLO}}$ is enabled by an active low on $\overline{\text{CEL}}$ rather than $\overline{\text{CEH}}$.
$\overline{\text{W}}$	O	Write Control. This signal is used to drive the $\overline{\text{W}}$ inputs on both the SMJ4161 VRAM and conventional DRAMs. $\overline{\text{W}}$ is driven active low during write cycles requested by the host.
$\overline{\text{TR}}/\overline{\text{OE}}$	O	Shift Register Transfer and Output Enable. The $\overline{\text{TR}}/\overline{\text{OE}}$ output directly drives the $\overline{\text{TR}}/\overline{\text{OE}}$ inputs on the SMJ4161 VRAM. Signals used to enable shift register-transfer cycles and VRAM output buffers during read cycles are multiplexed over this single pin.
$\overline{\text{BLANK}}$	O	Video Blanking. The $\overline{\text{BLANK}}$ output is used to disable video data to the CRT monitor. $\overline{\text{BLANK}}$ is driven active low during both horizontal and vertical blanking intervals.
$\overline{\text{HSYNC}}$	I/O	Horizontal Sync. $\overline{\text{HSYNC}}$ generates the horizontal sync pulses used to control a CRT monitor. It operates as an output, except when the external sync mode is enabled.
$\overline{\text{VSYNC}}$	I/O	Vertical Sync. $\overline{\text{VSYNC}}$ generates the vertical sync pulses used to control a CRT monitor and operates as an output, except when the external sync mode is enabled.
VIDCLK	I	Video Clock. The video input clock drives the logic within the VSC chip that is responsible for generating the timing for the sync and blanking signals. VIDCLK also drives the logic responsible for generating internal requests for display update and VRAM refresh cycles.
VCC		5-volt supply input.
VSS		Ground.

SM/SMJ34061 VIDEO SYSTEM CONTROLLER

programmable registers

The programmable registers in the SM/SMJ34061 allow configuration of the CRT timings, system CPU interface, and X-Y address parameters. Most of these registers contain bits that are not currently implemented; these bits are designated in the following tables by an "X." To maintain compatibility with future device upgrades, a logical zero should be written to these bits.

TABLE 1. VIDEO TIMING REGISTERS

REGISTER NAME	UPPER BYTE CA1 = 1	LOWER BYTE CA1 = 0	ADDRESS CA6-CA2	DESCRIPTION
Horizontal End Sync	XXXXAAAA	AAAAA AAA	00000	Identifies the end of horizontal sync interval. Contents = horizontal sync width - 1 VIDCLK unit
Horizontal End Blank	XXXXAAAA	AAAAA AAA	00001	Identifies the end of horizontal blank interval. Contents = horizontal sync width + horizontal back porch - 1 VIDCLK unit
Horizontal Start Blank	XXXXAAAA	AAAAA AAA	00010	Identifies the start of horizontal blank interval. Contents = horizontal sync width + horizontal back porch + horizontal active screen - 1 VIDCLK unit
Horizontal Total	XXXXAAAA	AAAAA AAA	00011	Identifies the start of horizontal sync interval. Contents = total line time - 1 VIDCLK unit
Vertical End Sync	XXXXAAAA	AAAAA AAA	00100	Identifies the end of vertical sync interval. Contents = vertical sync width - 1 horizontal total units
Vertical End Blank	XXXXAAAA	AAAAA AAA	00101	Identifies the end of vertical blanking interval. Contents = vertical sync width + vertical back porch - 1
Vertical Start Blank	XXXXAAAA	AAAAA AAA	00110	Identifies the start of vertical blank interval. Contents = vertical sync + vertical back porch + vertical active - 1 horizontal total units
Vertical Total	XXXXAAAA	AAAAA AAA	00111	Identifies the start of vertical sync interval. Contents = number of horizontal lines - 1 horizontal total units

NOTE: "A" = active register bit, "X" = bit not implemented.




FIGURE 1. SYNC AND BLANK RELATIONSHIP

The following equations show the derivation of the various parameters required to initialize the VSC to interface to any CRT monitor:

$$\begin{aligned} \text{Horizontal End Sync} &= \text{Horizontal Sync Width} - 1 \\ \text{Horizontal End Blank} &= \text{Horizontal Sync Width} + \text{Horizontal Back Porch} - 1 \\ \text{Horizontal Start Blank} &= \text{Horizontal Sync Width} + \text{Horizontal Back Porch} + \text{Horizontal} \\ &\quad \text{Active Screen} - 1 \\ \text{Horizontal Total} &= \text{Total Line Time} - 1 \\ \text{Vertical End Sync} &= \text{Vertical Sync Width} - 1 \\ \text{Vertical End Blank} &= \text{Vertical Sync Width} + \text{Vertical Back Porch} - 1 \\ \text{Vertical Start Blank} &= \text{Vertical Sync Width} + \text{Vertical Back Porch} + \text{Vertical Active Screen} - 1 \\ \text{Vertical Total} &= \text{Number of Horizontal Lines} - 1 \end{aligned}$$

All horizontal timing parameters are in VIDCLK units, and all vertical timing parameters are in horizontal line time units.

TABLE 2. CPU INTERFACE REGISTERS

REGISTER NAME	UPPER BYTE CA1 = 1	LOWER BYTE CA1 = 0	ADDRESS CA6-CA2	DESCRIPTION
Control Register 1	XAAAAAAAA	AAAXAAAA	01011	Controls the behavior of host interface signals, the timing of display-update cycles, the enabling of interrupt requests, the frequency of DRAM-refresh cycles, and the configuration of video timing signals.
Control Register 2	XAAAAAAAA	AAAAAAAA	01100	

TABLE 3. CONTROL REGISTER 1 BIT DEFINITIONS

BITS	NAME
B3-B0	Line Count Limit
B4	Reserved
B5	Display-Update Inhibit
B6	Display-Update Direction
B7	Display-Update RAS Mode
B8	External Sync Enable
B9	Interface Enable
B10	Vertical Interrupt Enable
B11	Error Interrupt Enable
B12-B14	Refresh Burst Length
B15	Reserved

TABLE 4. CONTROL REGISTER 2 BIT DEFINITIONS

BITS	NAME
B1-B0	Extended RAS-Mode Select Bits
B5-B2	RAS Overrides
B6	Extended RAS Mode
B7	X-Y Address Pointer RAS Mode
B10-B8	Wait State Limit
B12-B11	RDY/HOLD Mode Select
B13	Blank Entire Display
B14	Early RDY Enable
B15	Reserved

TABLE 5. STATUS REGISTER

REGISTER NAME	UPPER BYTE CA1 = 1	LOWER BYTE CA1 = 0	ADDRESS CA6-CA2	DESCRIPTION
Status	XXXXXXX	XXXXXAAA	01101	An error condition or vertical interrupt has occurred

TABLE 6. STATUS REGISTER BIT DEFINITIONS

BITS	NAME
B0	Vertical Interrupt
B1	Display Error
B2	Refresh Error

TABLE 7. VERTICAL INTERRUPT REGISTER

REGISTER NAME	UPPER BYTE CA1 = 1	LOWER BYTE CA1 = 0	ADDRESS CA6-CA2	DESCRIPTION
Vertical Interrupt	XXXXAAAA	AAAAAAAA	01010	Generates a vertical interrupt when contents are equal to Vertical Counter

TABLE 8. CRT CONTROL REGISTERS

REGISTER NAME	UPPER BYTE CA1 = 1	LOWER BYTE CA1 = 0	ADDRESS CA6-CA2	DESCRIPTION
Display Address	XXXXAAAA	AAAAAAAA	10000	Contains the address to be output during the next automatic display-update cycle
Display Update	XXXXXXXX	XXXXAAAA	01000	Contains the value by which the display address is incremented
Display Start	XXXXAAAA	AAAAAAAA	01001	Specifies the memory location to be displayed at the upper left of the screen

TABLE 9. X-Y REGISTERS

REGISTER NAME	UPPER BYTE CA1 = 1	LOWER BYTE CA1 = 0	ADDRESS CA6-CA2	DESCRIPTION
X-Y Address	AAAAAAAA	AAAAAAAA	01111	Contains address for host-indirect memory accesses
X-Y Offset	XXXXAAAA	AAAAAAAA	01110	Defines the boundary between the X-Y portions of the X-Y Address Register and contains the initial value of the two $\overline{\text{RAS}}$ -select bits and the two independent multiplexed address bits

address multiplexer

The address multiplexer provides the Multiport VRAM array with row, column, and internal addresses at the proper times. Its inputs are from the host system, the display address register, the X-Y indirect address register, and the DRAM refresh address counter. The specific source of the address is controlled by the arbiter, and the RA or CA portion of the address is controlled by the memory cycle generator. Eighteen multiplexed address signals are provided by the 9-bit MA address outputs. The address multiplexer directly drives inputs for up to 64 SMJ4161 Multiport VRAM devices or conventional dynamic RAM devices of up to 256K bits.

DRAM refresh counters

Programmable DRAM refresh cycles allow the VSC to relieve the host of refresh burden. The refresh burst length is determined by bits 14-12 in Control Register 1. These three bits output a binary number from 000 to 111 which indicates the number of DRAM refresh cycles, from 0 to 7 per horizontal line. This binary number is then counted by the Refresh Burst Counter (host inaccessible). The Refresh Burst Counter outputs a 9-bit row address to the Address Multiplexers during DRAM refresh cycles, while the Memory Cycle Generator increments the DRAM Refresh Register (host inaccessible) to the next 9-bit row address to be output.

X-Y address capability

X-Y addressing is particularly useful when the linear addressing range of the host is insufficient to provide proper access of all pixels on the screen. The contents of the X-Y registers replace the RA and CA outputs as source of the memory address. A 4-bit code on inputs CA4-CA1 determines address adjustment (increment, decrement, clear, no change). X-Y capability relieves the host from calculating the address of the next pixel to be modified.

arbiter

The arbiter determines whether the host processor, the video shift-register reload logic, or the dynamic-RAM refresh logic can access the memory or start a reload or refresh cycle. Since the display and refresh functions of the VSC normally use less than six percent of the available memory cycles, the arbiter usually grants immediate memory access to the host. When a conflict arises, the arbiter grants priority as follows:

- 1) Any cycle in progress
- 2) A display update cycle (internally granted request)
- 3) A DRAM-refresh cycle that has been delayed for more than $\frac{1}{2}$ horizontal line
- 4) Any host-requested cycle
- 5) DRAM-refresh cycle

memory cycle generator

Various memory cycles requested by the arbiter are performed by the Memory Cycle Generator, which also provides the DRAM array with the $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{TR/QE}}$, and $\overline{\text{W}}$ signals. It controls the multiplexer during all cycles in order to meet the address and control line-setup and hold requirements. Cycles generated:

- Host-requested cycles
 - Read
 - Write
 - Early Write
 - Read-modify-write
 - Memory-to-shift register
 - Shift register-to-memory
- Delayed host-requested cycles
- Internally requested shift register transfer
- Internally requested refresh cycle

CRT control

The VSC generates the $\overline{\text{HSYNC}}$, $\overline{\text{VSYNC}}$, and $\overline{\text{BLANK}}$ signals used to drive a CRT monitor in a bit-mapped graphics system. These signals are synchronous to the Video Input Clock (VIDCLK). $\overline{\text{HSYNC}}$, $\overline{\text{VSYNC}}$, and $\overline{\text{BLANK}}$ are programmed through eight host-accessible video timing registers, which are easily configured to accommodate a variety of display resolutions and CRT monitors in either interlaced or non-interlaced modes. Two additional registers, clocked by VIDCLK, maintain the current horizontal and vertical counts.

SM/SMJ34061

VIDEO SYSTEM CONTROLLER

The values in these two counters are compared with the values in the eight video timing registers to determine the limits of the sync and blanking intervals. Programmed synchronization of external sync signals allows the VSC to superimpose an image upon an externally generated video source.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage range	–0.3 V to 7 V
Off-state output voltage range	–2 V to 7 V
Maximum operating case temperature	110°C
Minimum operating free-air temperature	–55°C
Storage temperature range	–65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5		5.5	V
V_{SS}	Supply voltage		0		V
V_{IH}	High-level input voltage	2.2			V
V_{IL}	Low-level input voltage		0.8		V
I_{OH}	High-level output current VSYNC, HSYNC, BLANK, INT, RDY/HOLD, D7-D0		–370		μA
I_{OL}	Low-level output current VSYNC, HSYNC, BLANK, INT, RDY/HOLD, D7-D0		3.2		mA
T_C	Operating case temperature		110		°C
T_A	Operating free-air temperature	–55			°C

electrical characteristics over recommended temperature range

PARAMETER	TEST CONDITIONS	SMJ34061			UNIT
		MIN	TYP†	MAX	
V_{OH}	High-level output voltage $V_{CC} = \text{MIN}, I_{OH} = \text{MAX}$	2.4			V
V_{OL}	Low-level output voltage $V_{CC} = \text{MAX}, I_{OL} = \text{MAX}$		0.6		V
I_{CC}	Supply current $V_{CC} = \text{MAX}$		225	315	mA
	$V_{CC} = \text{MAX}, T_C = 110^\circ\text{C}$		185	225	
I_O	High-impedance output current $V_{CC} = \text{MAX}$			20	μA
	$V_O = 2.4 \text{ V}$ $V_O = 0.6 \text{ V}$			–20	
I_I	Input current $V_I = V_{SS} \text{ to } V_{CC}$		±25		μA
Output loading (see Figure 2)	RAS3-RAS0, CASL0, CASH1, MA0-MA8, TR/OE		350		pF
	$\bar{W}$		670		

†All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

system clock timing parameters (see Notes 2 and 3)

NO.	PARAMETER	SMJ34061		UNIT
		MIN	MAX	
1	t_{cSC} SYSCLK clock period	100	500	ns
2	$t_w(SCH)$ SYSCLK clock high pulse duration	48	246	ns
3	$t_w(SCL)$ SYSCLK clock low pulse duration	48	246	ns

NOTES: 2. SYSCLK frequency must be greater than one-half the VIDCLK frequency.
3. All switching characteristics are measured between the maximum low level and the minimum high level using the 10 percent and 90 percent points.

memory and host interface timing parameters

NO.	PARAMETER	SMJ34061			UNIT
		MIN	TYP	MAX	
4	$t_w(RSTL)$ Reset active (low) pulse duration	1			ms
5	$t_h(RSTH-ALEH)$ Reset wait period after a reset low-to-high transition pulse and prior to the first host-requested memory cycle	1			ms
6	$t_{su}(ALE-SCH)$ Setup time of ALE low or high to SYSCLK no longer low (see Note 4)	20			ns
7	$t_h(SCH-ALE)$ Hold time of ALE low or high after SYSCLK high (see Note 4)	10			ns
8	$t_w(ALEH)$ Pulse duration of ALE high	40			ns
9	$t_{su}(CE-SCH)$ Setup time of $\overline{CE}L$ or $\overline{CE}H$ low or high to SYSCLK no longer low (see Note 4)	20			ns
10	$t_h(SCH-CE)$ Hold time of $\overline{CE}L$ or $\overline{CE}H$ low or high after SYSCLK high (see Note 4)	10			ns
11	$t_{su}(ADDR-ALEL)$ Setup time of RA, CA, RS, or $\overline{CS}$ input valid before ALE not longer high	35			ns
12	$t_{su}(FS-ALEL)$ Setup time of FS input valid before ALE no longer high	55			ns
13	$t_h(ALEL-ADDR)$ Hold time of RA, CA, FS, RS, or $\overline{CS}$ input valid after ALE low	10			ns
14	$t_d(SCH-RMA)H$ Delay from SYSCLK high to row memory address valid, host initiated memory cycle (see Note 5)			80	ns
15	$t_h(SCH-RMA)$ Hold time of row address valid after SYSCLK no longer low [†]	10		60	ns
16	$t_d(SCH-CMA)$ Delay from SYSCLK high to column memory address valid (see Note 5)	20		80	ns
17	$t_h(ALEH-CMA)$ Hold time of column memory address valid after ALE	0			ns
18	$t_d(SCL-RASL)$ Delay from SYSCLK low to $\overline{RAS}$ low (See note 5) [†]	15		70	ns
19	$t_d(ALEH-RASH)$ Delay from ALE high to $\overline{RAS}$ high (see Note 5)	20		75	ns
20	$t_d(SCH-RASH)$ Delay from SYSCLK high to $\overline{RAS}$ high in display update and DRAM refresh (see Note 5)	20		75	ns
21	$t_d(ALEL-RDYL)$ Delay from ALE low to RDY/HOLD at "not ready" level			40	ns
22	$t_d(SCL-RDYH)$ Delay from SYSCLK low to RDY/HOLD at "ready" level (see Note 6)		70		ns
23	$t_d(SCH-RDYH)$ Delay from SYSCLK high to RDY/HOLD at "ready" level (see Note 6)			75	ns

[†]Row address hold time guaranteed by $t_h(RMA)$ parameter.

NOTES: 4. ALE, $\overline{CE}H$, and $\overline{CE}L$ inputs are synchronous to SYSCLK and must meet the required setup and hold times specified with respect to each SYSCLK low-to-high transition in order to guarantee correct operation.

5. This timing is based on a load circuit equivalent to 64 SMJ4161 VRAMs being driven by the VSC. Each of the following outputs drives a 350-pF capacitance to V_{SS} : MA8-MA0, $\overline{CAS}L$, $\overline{CAS}H$, $\overline{RAS}3$ - $\overline{RAS}0$, $\overline{TR}/\overline{OE}$. The $\overline{W}$ output drives a 670-pF capacitance to ground. All other outputs drive a 560-ohm resistor tied to a 2.2-volt source with a 100 pF capacitance load tied to V_{SS} .

6. All references made to the RDY/HOLD signal in the timing spec assume an active high level.

SM/SMJ34061
VIDEO SYSTEM CONTROLLER

memory and host interface timing parameters (continued)

NO.	PARAMETER	SMJ34061			UNIT
		MIN	TYP	MAX	
24	$t_d(\text{ALEH-RDYZ})$ Delay from ALE no longer low to RDY/HOLD high-impedance level starting from RDY/HOLD (see Note 6)		40		ns
25	$t_d(\text{SCL-CASL})$ Delay from SYSCLK low to $\overline{\text{CAS}}$ low to $\overline{\text{CASLO}}$ or $\overline{\text{CASHI}}$ (see Note 5)	15	75		ns
26	$t_d(\text{ALEH-CASH})$ Delay from ALE, $\overline{\text{CEH}}$, or $\overline{\text{CEL}}$ high to $\overline{\text{CASLO}}$ or $\overline{\text{CASHI}}$ high (see Note 5)	20	60		ns
27	$t_d(\text{SCL-TRL})$ Delay from SYSCLK low to $\overline{\text{TR}}/\overline{\text{QE}}$ low (see Note 5)	15	70		ns
28	$t_d(\text{ALEH-TRH})$ Delay from ALE, $\overline{\text{CEH}}$, or $\overline{\text{CEL}}$ high to $\overline{\text{TR}}/\overline{\text{QE}}$ high (see Note 5)	20	60		ns
29	$t_d(\text{SCH-WL})\text{HX}$ Delay from SYSCLK high to $\overline{\text{W}}$ low (see Note 5), host direct or X-Y indirect cycle	20	90		ns
30	$t_d(\text{ALEH-WH})$ Delay from ALE high to $\overline{\text{W}}$ high (see Note 5)	20	90		ns
31	$t_d(\text{RWL-WL})$ Delay from R/ $\overline{\text{W}}$ low to $\overline{\text{W}}$ low (see Note 5)	20	90		ns
32	$t_d(\text{RWH-WH})$ Delay from R/ $\overline{\text{W}}$ high to $\overline{\text{W}}$ high (see Note 5)	20	90		ns
33	$t_d(\text{SCH-WL})\text{SR}$ Delay from SYSCLK high to $\overline{\text{W}}$ or $\overline{\text{TR}}/\overline{\text{QE}}$ low, shift-register-transfer cycles (see Note 5)	20	90		ns
34	$t_h(\text{ALEL-CELH})$ Hold time of $\overline{\text{CEL}}$ high after ALE no longer high, register cycle	0			ns
35	$t_h(\text{CELH-ALEL})$ Hold time of ALE low after $\overline{\text{CEL}}$ no longer low, register cycle	0			ns
36	$t_{su}(\text{RW-CELL})$ Setup time of R/ $\overline{\text{W}}$ valid to $\overline{\text{CEL}}$ no longer high, register cycle	30			ns
37	$t_h(\text{CELH-RW})$ Hold time of R/ $\overline{\text{W}}$ valid after $\overline{\text{CEL}}$ high, register cycle	10			ns
38	$t_d(\text{CELL-D})$ Delay time from $\overline{\text{CEL}}$ low to D7-D0 valid all but status, register cycle	20	130		ns
39	$t_d(\text{SCH-D})$ Data valid after next SYSCLK rising edge following $\overline{\text{CEL}}$ low for status read cycle only		130		ns
40	$t_d(\text{CELH-DZ})$ Delay from $\overline{\text{CEL}}$ high to D7-D0 high impedance, register cycle		105		ns
41	$t_d(\text{CL-RDYH})\text{HX}$ Delay from $\overline{\text{CEL}}$ or $\overline{\text{CEH}}$ low to RDY/HOLD at the "ready" level, host access cycle (see Note 6)		90		ns
42	$t_{su}(\text{D-CELH})$ Setup time of D7-D0 valid to $\overline{\text{CEL}}$ no longer low, register write	60			ns
43	$t_h(\text{CELH-D})$ Hold time of D7-D0 valid after $\overline{\text{CEL}}$ high, register write	10			ns
44	$t_{su}(\text{RWL-CELH})$ Setup time of R/ $\overline{\text{W}}$ low to $\overline{\text{CEL}}$ no longer low, register write	80			ns
45	$t_d(\text{RWL-DZ})$ Delay from R/ $\overline{\text{W}}$ low to D7-D0 high impedance, register read-modify-write		115		ns
46	$t_d(\text{ALEL-CL})$ Delay from ALE low to $\overline{\text{CEL}}$ low or $\overline{\text{CEH}}$ low	0			ns
47	$t_d(\text{CE-CASL})$ Delay from late $\overline{\text{CEL}}$ or $\overline{\text{CEH}}$ to $\overline{\text{CASLO}}$ or $\overline{\text{CASHI}}$ for late $\overline{\text{CAS}}$ cycles		60		ns
48	$t_d(\text{SCH-RMA})\text{D}$ Delay from SYSCLK high to row memory address valid, display update cycle (see Note 5)		70		ns
49	$t_h(\text{SCH-CMA})$ Hold time of column address valid after SYSCLK no longer low, display update cycle (see Note 5)	0			ns
50	$t_d(\text{SCH-CASH})$ Delay from SYSCLK high to $\overline{\text{CAS}}$ high (see Note 5)	20	75		ns
51	$t_d(\text{SCH-TRL})$ Delay from SYSCLK high to $\overline{\text{TR}}/\overline{\text{QE}}$ low, display-update cycle (see Note 5)	20	65		ns
52	$t_d(\text{SCL-TRH})$ Delay from SYSCLK low to $\overline{\text{TR}}/\overline{\text{QE}}$ high, display-update cycle (see Note 5)	20	80		ns

[†]Row address hold time guaranteed by $t_h(\text{RMA})$ parameter.

- NOTES: 4. ALE, $\overline{\text{CEH}}$, and $\overline{\text{CEL}}$ inputs are synchronous to SYSCLK and must meet the required setup and hold times specified with respect to each SYSCLK low-to-high transition in order to guarantee correct operation.
5. This timing is based on a load circuit equivalent to 64 SMJ4161 VRAMs being driven by the VSC. Each of the following outputs drives a 350-pF capacitance to V_{SS} : MA8-MA0, $\overline{\text{CASLO}}$, $\overline{\text{CASHI}}$, RAS3-RAS0, $\overline{\text{TR}}/\overline{\text{QE}}$. The $\overline{\text{W}}$ output drives a 670-pF capacitance to ground. All other outputs drive a 560-ohm resistor tied to a 2.2-volt source with a 100 pF capacitance load tied to V_{SS} .
6. All references made to the RDY/HOLD signal in the timing spec assume an active high level.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

memory and host interface timing parameters (concluded)

NO.	PARAMETER	SMJ34061			UNIT
		MIN	TYP	MAX	
53	$t_d(\text{SCH-WL})$ Delay from SYSCLK high to $\overline{W}$ low, display-update cycle (see Note 5)	20		90	ns
54	$t_d(\text{SCH-WH})$ Delay from SYSCLK high to $\overline{W}$ high, display-update cycle (see Note 5)	20		90	ns
55	$t_h(\text{CASL-TRL})$ Hold time of $\overline{\text{TR}}/\overline{\text{OE}}$ low after $\overline{\text{CAS}}$ no longer high	55			ns
56	$t_{su}(\text{TRH-RASH})$ Setup time of $\overline{\text{TR}}/\overline{\text{OE}}$ high before $\overline{\text{RAS}}$ no longer low	15			ns
57	$t_d(\text{SCH-RDY})$ Delay from SYSCLK high to RDY/HOLD valid (hold mode)			80	ns
58	$t_h(\text{SCH-HA})$ Hold time of valid $\overline{\text{HOLDACK}}$ after SYSCLK high, hold mode only (see Note 4)	10			ns
59	$t_{su}(\text{HA-SCH})$ Setup time of $\overline{\text{HOLDACK}}$ low or high before SYSCLK no longer low, hold mode only (see Note 4)	20			ns
60	$t_d(\text{SCH-INT})$ Delay from SYSCLK high to $\overline{\text{INT}}$ low or high			60	ns
61	$t_{su}(\text{RMA})$ Row memory address setup before $\overline{\text{RAS}}$ no longer high		0		ns
62	$t_{su}(\text{CMA})$ Column memory address setup before $\overline{\text{CAS}}$ no longer high		0		ns
63	$t_{su}(\text{TR})$ $\overline{\text{TR}}/\overline{\text{OE}}$ setup time before $\overline{\text{RAS}}$ no longer high, shift register transfer, display update		0		ns
64	$t_h(\text{RMA})$ Row memory address hold time from $\overline{\text{RAS}}$ low	20			ns
65	$t_{su}(\text{HA-RSTH})$ Setup of $\overline{\text{HOLDACK}}$ prior to $\overline{\text{RESET}}$ going high, ready and wait modes only	50			ns
66	$t_h(\text{RSTH-HA})$ Hold time of $\overline{\text{HOLDACK}}$ after $\overline{\text{RESET}}$ high, ready and wait modes only	50			ns
67	$t_h(\text{SCH-FS})$ Hold time of FS2-FS0 to SYSCLK high	10			ns

[†]Row address hold time guaranteed by $t_h(\text{RMA})$ parameter.

- NOTES:
4. $\overline{\text{ALE}}$, $\overline{\text{CEH}}$, and $\overline{\text{CEL}}$ inputs are synchronous to SYSCLK and must meet the required setup and hold times specified with respect to each SYSCLK low-to-high transition in order to guarantee correct operation.
 5. This timing is based on a load circuit equivalent to 64 SMJ4161 VRAMs being driven by the VSC. Each of the following outputs drives a 350-pF capacitance to V_{SS} : MA8-MA0, CASLO, CASHI, RAS3-RAS0, $\overline{\text{TR}}/\overline{\text{OE}}$. The $\overline{W}$ output drives a 670-pF capacitance to ground. All other outputs drive a 560-ohm resistor tied to a 2.2-volt source with a 100 pF capacitance load tied to V_{SS} .
 6. All references made to the RDY/HOLD signal in the timing spec assume an active high level.






FIGURE 2. STANDARD TEST LOAD CIRCUIT

SM/SMJ34061 VIDEO SYSTEM CONTROLLER


system clock timing




reset timing



function select (FS) timing




host direct or X-Y indirect cycle timing




SM/SMJ34061
VIDEO SYSTEM CONTROLLER

host direct or X-Y indirect cycle timing with late $\overline{\text{CAS}}$




shift-register-transfer cycle timing




†During a shift-register cycle the nine bits of address input on CA8-CA0 are output on MA8-MA0 at row address time, and the nine bits of address input on RA8-RA0 are output on MA8-MA0 at column address time. This multiplexing of the row and column addresses is intended to reduce memory address map requirement.

SM/SMJ34061
VIDEO SYSTEM CONTROLLER

register read cycle timing




register write cycle timing




SM/SMJ34061
VIDEO SYSTEM CONTROLLER

register read-modify-write cycle timing




display-update cycle timing




NOTE: The state of $\overline{W}$ during update cycles is determined by B6 of control register 1.

DRAM-refresh cycle timing



hold/hold acknowledge timing



SM/SMJ34061

VIDEO SYSTEM CONTROLLER

video interface timing parameters

The timing parameters for VSC video interface signals are presented below. This interface includes the following VSC pins: VIDCLK (video input clock), BLANK (blanking), HSYNC (horizontal sync, bidirectional) and VSYNC (vertical sync, bidirectional). HSYNC and VSYNC are inputs only if external sync mode is enabled; if not, they are outputs.


video interface signals timing parameters

NO.	PARAMETER	SMJ34061		UNIT
		MIN	MAX	
68	t_{cVC} Period of input clock VIDCLK (see Note 7)	155	500	ns
69	$t_w(VCH)$ Pulse duration of VIDCLK high	73	246	ns
70	$t_w(VCL)$ Pulse duration of VIDCLK low	73	246	ns
71	$t_d(VCH-VL)$ Delay from VIDCLK high to sync low or blanking output low	15	80	ns
72	$t_d(VCH-VH)$ Delay from VIDCLK high to sync or blanking output high	15	80	ns
73	$t_{su}(XS-VCH)$ Setup time of external sync low or high to VIDCLK no longer low (see Note 8)	20		ns
74	$t_h(VCH-XS)$ Hold time of external sync low or high after VIDCLK high (see Note 8)	20		ns


NOTES: 7. If HTOTAL – HSBLANK is equal to 1, then the VIDCLK frequency must be less than 4 MHz. If HTOTAL – HSBLANK is equal to or greater than 2, then the VIDCLK frequency can operate up to a maximum of 6.5 MHz.

8. Specified setup and hold times on asynchronous inputs are required only to guarantee recognition at indicated clock edge.


video clock input timing



output signal timing



external sync input timing



- NOTES:
9. If the falling edge of the sync signal occurs more than 10 ns past VIDCLK edge A, and at least 20 ns before edge B, the transition will be detected at edge B rather than at edge A.
 10. If the rising edge of the sync signal occurs more than 10 ns past VIDCLK edge C, and at least 20 ns before edge D, the transition will be detected at edge D rather than at edge C.