

5. PRELIMINARY ELECTRICAL SPECIFICATIONS

5.1 WHEN SUPPLY VOLTAGE $V_{DD} = 5V \pm 10\%$

Absolute Maximum Rating ($T_a = 25^\circ C$)

Parameter	Symbol	Conditions	Rating	Units
Power supply	V_{DD}		-0.5 to +7.0	V
Input voltage	V_i	$V_{DD} = 5V \pm 10\%$	-0.5 to $V_{DD}+0.3$	V
Clock input voltage	V_K		-0.5 to $V_{DD}+1.0$	V
Output voltage	V_o		-0.5 to $V_{DD}+0.3$	V
Operating temperature	T_{opt}		-40 to +85	°C
Storage temperature	T_{stg}		-65 to +150	°C

DC Characteristics ($T_a = -40$ to $+85^\circ C$, $V_{DD} = 5V \pm 10\%$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Units
High-level input voltage	V_{IH1}	*1	2.2		$V_{DD}+0.3$	V
	V_{IH2}	*2	$0.7V_{DD}$			
Low-level input voltage	V_{IL1}	*1	-0.5		+0.8	V
	V_{IL2}	*2		$0.2V_{DD}$		
High-level clock input voltage	V_{KH}		3.9		$V_{DD}+1.0$	V
Low-level clock input voltage	V_{KL}		-0.5		+0.6	V
High-level output voltage	V_{OH}	$I_{OH} = -100\mu A$	$0.7V_{DD}$			V
Low-level output voltage	V_{OL}	$I_{OL} = 1.6mA$			0.4	V
High-level input leakage current	I_{LH}	$V_i = V_{DD}$			10	μA
Low-level input leakage current	I_{LL}	$V_i = 0V$			-10	μA
High-level output leakage current	I_{LOH}	$V_o = V_{DD}$			10	μA
Low-level output leakage current	I_{LOL}	$V_o = 0V$			-10	μA
Power supply current	I_{DD}	When operating			150	mA
		When clock input stopped	After HALT instruction executed		50	μA
		Other than the above			5	mA

*1 : Each pin of AD0-AD15, SD0-SD7, DMARQ1-DMARQ3, INTP2-INTP7, ADBIOS, HDINS, KEYLOCK, TCLK.

*2 : Pins other than the above

Capacitance ($T_a = 25^\circ C$, $V_{DD} = 0V$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Units
Input capacitance	C_i	$f_c=1MHz$			15	pF
I/O capacitance	C_{IO}	Other than measurement pins : 0V			15	pF
Output capacitance	C_o				15	pF

AC Characteristics (Ta = -40 to +85°C, VDD = 5 V±10%)

(1) CPU Timing (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Units
X1 input cycle	① t _{CYX}		31.25	DC	ns
X1 input width, high	② t _{DXH}		12		ns
X1 input width, low	③ t _{DXL}		12		ns
X1 input rise	④ t _{XR}			5	ns
X1 input fall	⑤ t _{XF}			5	ns
CPUCLK output cycle	⑥ t _{CYCK}		62.5	DC	ns
CPUCLK output width, high	⑦ t _{CKKH}		t _{cyck} /2-15		ns
CPUCLK output width, low	⑧ t _{CKKL}		t _{cyck} /2-15		ns
CPUCLK output rise	⑨ t _{KR}			15	ns
CPUCLK output fall	⑩ t _{KF}			15	ns
CPUCLK output delay (for X1)	⑪ t _{DXCK}			20	ns
SYSCLK output cycle	⑫ t _{CYSK}		62.5	DC	ns
SYSCLK output width, high	⑬ t _{SKSH}		t _{cyck} /2-15		ns
SYSCLK output width, low	⑭ t _{SKSL}	3-time division	2t _{cyck} -15		ns
		1, 2, 4-time division	t _{cyck} /2-15		
SYSCLK output rise	⑮ t _{SKR}			15	ns
SYSCLK output fall	⑯ t _{SKF}			15	ns
SYSCLK output delay (for X1)	⑰ t _{DXSK}			20	ns
TCLK input cycle	⑱ t _{CYTK}		62.5	DC	ns
TCLK input width, high	⑲ t _{TKTH}		30		ns
TCLK input width, low	⑳ t _{TKTL}		30		ns
TCLK input rise	㉑ t _{TKR}			25	ns
TCLK input fall	㉒ t _{TKF}			25	ns
PWRGOOD set (for CPUCLK↓)	㉓ t _{SPGCK}		20		ns
PWRGOOD hold (for CPUCLK↓)	㉔ t _{HCKPG}		15		ns
CPUCLK↓→RESOUT output delay	㉕ t _{DCKRSO}		5	30	ns
CPUCLK↑→MA address delay	㉖ t _{DCKMA}			25	ns
X1↑→MA address hold	㉗ t _{HXMA}		0		ns
X1↑→MA address delay	㉘ t _{DXMA}			25	ns
CPUCLK↑→MA address hold	㉙ t _{HCKMA}		0		ns
X1↑→ \overline{WR} active delay	㉚ t _{DXWRL}			40	ns
CPUCLK↓→ \overline{WR} inactive delay	㉛ t _{DCKWRH}			35	ns
X1↑→RAS active delay	㉜ t _{DXRASL}			25	ns

Remarks : Figures in the symbol column correspond to figures in the timing chart.

(1) CPU Timing (2/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Units
CPUCLK↓→RAS inactive delay	33 tDCKRASH			25	ns
X1↑→CAS active delay	34 tDXCASL			25	ns
CPUCLK↑→CAS active delay	35 tDCKCASL			25	ns
X1↓→CAS inactive delay	36 tDXCASH			25	ns
CPUCLK↓→CAS inactive delay	37 tDCKCASH		5	25	ns
CPUCLK↓→AD data output delay	38 tDCKD		5	30	ns
CPUCLK↑→AD data floating delay	39 tFCKD		5	30	ns
AD data input set (for CPUCLK↓)	40 tSDCK		20		ns
AD data input hold (for CPUCLK↓)	41 tHCKD		10		ns
CPUCLK↑→BS↓delay	42 tDKBL		0	55	ns
CPUCLK↓→BS↑delay	43 tDKBH		0	55	ns
SYSCLK→MA address delay	44 tDSKMA			25	ns
SYSCLK→MA address hold	45 tHSKMA		0		ns
SYSCLK↑→WR↓delay	46 tDSKWRL			25	ns
SYSCLK↑→WR↑delay	47 tDSKWRH			40	ns
SYSCLK↑→RAS↓delay	48 tDSKRASL			25	ns
SYSCLK↑→RAS↑delay	49 tDSKRASH			40	ns
SYSCLK↑→CAS↓delay	50 tDSKCASL			25	ns
SYSCLK↑→CAS↑delay	51 tDSKCASH			40	ns
AD data set (for SYSCLK↑)	52 tSDSK		15		ns
AD data hold (for SYSCLK↑)	53 tHSKD		10		ns
SYSCLK↑→AD data output delay	54 tDSKDO		10		ns
SYSCLK↓→AD data valid output delay	55 tDSKD		15		ns
SYSCLK↑→AD data floating delay	56 tFSKD		10		ns
CPUCLK↓→SA address delay	57 tDCKSA			25	ns
CPUCLK↓→SA address hold	58 tHCKSA		0		ns
CPUCLK→control output delay	59 tDCKCT			25	ns
X1↑→control output delay	60 tDXCT			25	ns
SYSCLK↑→SA address delay	61 tDSKSA			25	ns
SYSCLK↑→SA address hold	62 tHSKSA		0		ns
SYSCLK↓→SA address delay	63 tDSKSA			30	ns
SYSCLK↓→SA address hold	64 tHSKSA		0		ns
SYSCLK↓→PCS delay	65 tDSKCS			35	ns
SYSCLK↓→PCS hold	66 tHSKCS		0		ns
Address set (for ALE↓)	67 tDSAST		tSKSKL-10		ns

Remarks : Figures in the symbol column correspond to figures in the timing chart.

(1) CPU Timing (3/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Units
SYSCLK↓→ALE↑delay	68 tDSKSTH1			25	ns
SYSCLK↑→ALE↑delay	69 tDSKSTH2			35	ns
SYSCLK↑→ALE↓delay	70 tDSKSTL			25	ns
SYSCLK→control 1*1 delay	71 tDSKCT1		5	25	ns
SYSCLK→control 2*1 delay	72 tDSKDT2			40	ns
SD data set (for SYSCLK↓)	73 tSSDSK		30		ns
SD data hold (for SMRD, SIORD↑)	74 tHRSD		0		ns
SYSCLK↑→SD data output delay	75 tDSKSDO			25	ns
SYSCLK↑→SD data valid output delay	76 tDSKSD			25	ns
SYSCLK↑→SD data floating delay	77 tFSKSD		5	30	ns
IOCHRDY set (for SYSCLK↑)	78 tSRYSK		15		ns
IOCHRDY hold (for SYSCLK↑)	79 tHSKRY		5		ns
DMARQn set (for SYSCLK↓)	80 tSDQSK		15		ns
SYSCLK→AEN output delay	81 tDSKAE		5	55	ns
SYSCLK↓→DMAAKn output delay	82 tDSKDA		5	55	ns
SYSCLK↑→TC active output delay	83 tDSKTCH			35	ns
SYSCLK↑→TC inactive output delay	84 tDSKTCL			35	ns
TC width, high	85 tDTCTC		tSKSKL-20		ns
NMIIN set (for CPUCLK↓)	86 tSNICK		20		ns
NMIIN hold (for CPUCLK↓)	87 tHCKNI		20		ns
NMIOUT output delay (for CPUCLK↓)	88 tDCKNO			25	ns
IOCHCK→NMIOUT output delay	89 tDCINI			40	ns
IOCHCK set (for CPUCLK)	90 tSICK		20		ns
INTPn width, low	91 tIPIPL			80	ns
KCLK input cycle	92 tCYKK		100		ns
KCLK input width, low	93 tTKKKL		45		ns
KCLK input width, high	94 tTKKKH		45		ns
Keyboard data*2 set (for keyboard clock*3 ↑)	95 tSKDKK		15		ns
Keyboard data*2 hold (for keyboard clock*3 ↑)	96 tHKKKD		10		ns
Keyboard data*2 delay (for keyboard clock*3 ↑)	97 tDKKKD			35	ns

*1 : SMRD, SMWR, SIORD, and SIOWR signals when other than DMA transfer

*2 : Keyboard data indicate KDAT or MDAT.

*3 : Keyboard clocks indicate KCLK or MCLK.

Remarks 1 : Relationships between keyboard data and keyboard clocks are as follows.

- When checking KDAT, KCLK is used
- When checking MDAT, MCLK is used

2 : Figures in the symbol column correspond to figures in the timing chart.

(2) DRAM Access Timing (Other Than DMA Transfer)

Parameter	Symbol	Conditions	MIN.	MAX.	Units
Random read/write cycle	201 tRC		$4(1+n)t_{CYCK}-25$		ns
\overline{RAS} access	202 tRAC			$2.25(1+n)t_{CYCK}-35$	ns
\overline{CAS} access	203 tCAC			$1.25(1+n)t_{CYCK}-35$	ns
Access from column address	204 tAA			$1.75(1+n)t_{CYCK}-35$	ns
Output buffer turn-off delay	205 tOFF			$t_{CYCK}-25$	ns
\overline{RAS} precharge	206 tRP		$1.75t_{CYCK}-20$		ns
\overline{RAS} pulse width (when random read/write cycle)	207 tRAS		$2.25(1+n)t_{CYCK}-25$		ns
\overline{RAS} hold	208 tRSH		$(1+n)t_{CYCK}-25$		ns
\overline{CAS} pulse width	209 tCAS		$1.25(1+n)t_{CYCK}-25$		ns
\overline{CAS} hold	210 tCSH		$2.25(1+n)t_{CYCK}-25$		ns
\overline{RAS} - \overline{CAS} delay width	211 tRCD			$t_{CYCK}-25$	ns
\overline{CAS} - \overline{RAS} precharge	212 tCRP		$1.25t_{CYCK}-45$		ns
\overline{CAS} precharge	213 tCPN		$2.25t_{CYCK}-45$		ns
Low address set-up	214 tASR		0		ns
Low address hold	215 tRAH		$0.5t_{CYCK}-15$		ns
Column address set-up	216 tASC		$0.5t_{CYCK}-25$		ns
Column address hold	217 tCAH		$2.5(1+n)t_{CYCK}-25$		ns
Column address hold for \overline{RAS}	218 tAR		$3.75(1+n)t_{CYCK}-25$		ns
Column address delay for \overline{RAS}	219 tRAD			$0.5t_{CYCK}-25$	ns
Column address read for \overline{RAS}	220 tRAL		$1.75(1+n)t_{CYCK}-25$		ns
Read command set-up	221 tRCS		$2.75t_{CYCK}-55$		ns
Read command hold for \overline{RAS}	222 tRAH		$1.75t_{CYCK}-45$		ns
Read command hold	223 tRCH		$1.75t_{CYCK}-45$		ns
Write command hold	224 tWCH		$(1+n)t_{CYCK}-25$		ns
Write command hold for \overline{RAS}	225 tWCR		$2.25(1+n)t_{CYCK}-25$		ns
Write command pulse width	226 tWP		$2.25(1+n)t_{CYCK}-40$		ns
Data input set-up	227 tDS		$t_{CYCK}-30$		ns
Data input hold	228 tDH		$2(1+n)t_{CYCK}-25$		ns
Data input hold for \overline{RAS}	229 tDHR		$3.25(1+n)t_{CYCK}-25$		ns
\overline{WE} command set-up	230 tWCS		$1.25t_{CYCK}-40$		ns

Remarks : Figures in the symbol column correspond to figures in the timing chart.

(3) DRAM Access Timing (DMA Transfer)

Parameter	Symbol	Conditions	MIN.	MAX.	Units
Random read/write cycle	201 tRC		$3.5(1+n)t_{cysk}-25$		ns
RAS access	202 tRAC			$2(1+n)t_{cysk}-25$	ns
CAS access	203 tCAC			$(1+n)t_{cysk}-35$	ns
Access from column address	204 tAA			$1.5(1+n)t_{cysk}-35$	ns
Output buffer turn-off delay	205 tOFF			$1.5t_{cysk}$	ns
RAS precharge	206 tRP		$1.5t_{cysk}$		ns
RAS pulse width (when random read/write cycle)	207 tRAS		$2(1+n)t_{cysk}-25$		ns
RAS hold	208 tRSH	read cycle	$(1+n)t_{cysk}-25$		ns
		write cycle	$t_{cysk}-25$		
CAS pulse width	209 tCAS	read cycle	$(1+n)t_{cysk}-25$		ns
		write cycle	$t_{cysk}-25$		
CAS hold	210 tCSH		$2(1+n)t_{cysk}-25$		ns
RAS-CAS delay width	211 tRCD			$t_{cysk}-25$	ns
CAS-RAS precharge	212 tCRP		$2t_{cysk}-40$		ns
CAS precharge	213 tCPN		$1.5t_{cysk}$		ns
Low address set-up	214 tASR		$t_{cysk}-25$		ns
Low address hold	215 tRAH		$0.5t_{cysk}-15$		ns
Column address set-up	216 tASC		$0.5t_{cysk}-25$		ns
Column address hold	217 tCAH		$2(1+n)t_{cysk}-25$		ns
Column address hold for RAS	218 tAR		$3(1+n)t_{cysk}-25$		ns
Column address delay for RAS	219 tRAD			$0.5t_{cysk}+25$	ns
Column address read for RAS	220 tRAL		$1.5(1+n)t_{cysk}-25$		ns
Read command set-up	221 tRCS		$3t_{cysk}-40$		ns
Read command hold for RAS	222 tRRH		$1.5t_{cysk}$		ns
Read command hold	223 tRCH		$1.5t_{cysk}$		ns
Write command hold	224 tWCH		$t_{cysk}-25$		ns
Write command hold for RAS	225 tWCR		$2(1+n)t_{cysk}-25$		ns
Write command pulse width	226 tWP		$2(1+n)t_{cysk}-25$		ns
Data input set-up	227 tDS		$(1+n)t_{cysk}-30$		ns
Data input hold	228 tDH		$2t_{cysk}-25$		ns
Data input hold for RAS	229 tDHR		$3(1+n)t_{cysk}-25$		ns
WE command set-up	230 tWCS		$(1+n)t_{cysk}-25$		ns

Remarks : Figures in the symbol column correspond to figures in the timing chart.

(4) DRAM Access Timing (Refresh Cycle)


Parameter	Symbol	Conditions	MIN.	MAX.	Units
Random read/write cycle	301 t _{RC}		3.5(1+n)t _{CYCK} -25		ns
RAS precharge	302 t _{RP}		2t _{CYCK} -40		ns
RAS pulse width (when random read/write cycle time)	303 t _{RAS}		2(1+n)t _{CYCK} -25		ns
RAS precharge/CAS hold	304 t _{RPC}		t _{CYCK} -40		ns
CAS set-up	305 t _{CSR}		t _{CYCK} -25		ns
CAS hold (CAS before RAS refresh)	306 t _{CHR}		2(1+n)t _{CYCK} -25		ns

Remarks : Figures in the symbol column correspond to figures in the timing chart.


5.2 WHEN SUPPLY VOLTAGE $V_{DD} = 3 V \pm 10\%$

Under evaluation


Clock Timing




Timer Clock Timing




Reset Timing




DRAM Access Timing (Other Than DMA Transfer)




DRAM Access Timing (DMA Transfer)




SRAM, Pseudo-SRAM and ROM Access Timing (Other Than DMA Transfer)



SRAM, Pseudo-SRAM and ROM Access Timing (DMA Transfer)




I/O Channel Interface Timing (Other Than DMA Transfer)



*1 : High-level only when cycles of SYSCLK are the same as those of CPUCLK.


*2 : May become high-level half a clock before, unless bus cycles are continuous.

I/O Channel Interface Timing (DMA Transfer)




* : Outputs low level when extended write.


BS0-BS2 Output Timing




INTP2-INTP7 Input Timing




NMIIN Sample Timing




IOCHCK Input Timing




NMIOUT Output Timing (1)




NMIOUT Output Timing (2)




Keyboard Interface (XT Type: Reception)




Keyboard Interface (PS/2 Model 30 Type: Reception)



Keyboard Interface (PS/2 Model 30 Type: Transfer)




DRAM Write Timing



* : Undefined

Remarks : Broken lines indicate high impedance.

DRAM Read Timing



* : Undefined

Remarks : Broken lines indicate high impedance.

DRAM Refresh Cycle

