Device Requirements and Characteristics

Absolute Maximum Ratings

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

Table 29. Absolute Maximum Ratings

Parameter	Min	Max	Unit
Voltage Range on Any Pin with Respect to Ground	-0.5	6.0	V
Power Dissipation	_	1.7	W
Storage Temperature	-65	150	°C
External Lead Bonding and Soldering Temperature	_	300	°C

Warning: All CMOS devices are prone to latch-up if excessive current is injected to/from the substrate.

To prevent latch-up at powerup, no input pin should be subjected to input voltages greater than V_{IL}, or less than Vss − 0.5 V before V_{DD} is applied. After powerup, input should not be greater than V_{DD} + 0.5 V or less than Vss − 0.5 V.

Handling Precautions

All MOS devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. Although input protection circuitry has been incorporated into the devices to minimize the effect of this static buildup, proper precautions should be taken to avoid exposure to electrostatic discharge during handling and mounting. AT&T employs a human-body model for ESD susceptibility testing. Since the failure voltage of electronic devices is dependent on the current and voltage and, hence, the resistance and capacitance, it is important that standard values be employed to establish a reference by which to compare test data. Values of 100 pF and 1500 Ω are the most common and are the values used in the AT&T human-body model test circuit. The breakdown voltage for the DSP32C is greater than 2000 V^* , according to the human-body model. ESD data for the charged-device model is available on request.

^{*} The value of 2000 V for the breakdown voltage is subject to change. AT&T Microelectronics

Device Requirements and Characteristics (continued)

Temperature Class Definitions

Table 30. Temperature Class Definitions

Temperature Class	Ambient Temperature TA (°C)		
	Min	Max	
Commercial	0	70	
Industrial	-40	85	

Recommended Operating Conditions

Table 31. Recommended Operating Conditions

Device Speed	Package	Temperature Class	Device Code	Supply Voltage VDD (V)	
				Min	Max
50 ns	133-Pin CPGA	Commercial	DSP32C-R35050	4.75	5.25
	164-Pin BQFP	Commercial	DSP32C-F35050	4.75	5.25
	133-Pin CPGA	Industrial	DSP32C-R35050-I	4.75	5.25
60 ns	133-Pin CPGA	Commercial	DSP32C-R35060	4.75	5.25
	164-Pin BQFP	Commercial	DSP32C-F35060	4.75	5.25
	133-Pin CPGA	Industrial	DSP32C-R35060-I	4.75	5.25
80 ns	133-Pin CPGA	Commercial	DSP32C-R35080	4.5	5.5
	164-Pin BQFP	Commercial	DSP32C-F35080	4.5	5.5
	133-Pin CPGA	Industrial	DSP32C-R35080-I	4.75	5.25
	164-Pin BQFP	Industrial	DSP32C-F35080-I	4.75	5.25

Package Thermal Considerations

The recommended operating temperature specified above is based on the maximum power, package type, and maximum junction temperature. The following equation describes the relationship between these parameters. For certain applications, the maximum power may be less than the worst-case value and the following relationship can be used to determine the maximum ambient temperature allowed.

$$TA = TJ - P \times \Theta JA$$

Maximum Junction Temperature (T _J) in 133-Pin CPGA	
Maximum Junction Temperature (T _J) in 164-Pin BQFP	

52 AT&T Microelectronics

Electrical Characteristics

The parameters below are valid for the following conditions:

Commercial temperature class device: $T_A = 0$ °C to 70 °C; $V_{SS} = 0$ V; $C_{LOAD} = 50$ pF. Industrial temperature class device: $T_A = -40$ °C to +85 °C; $V_{SS} = 0$ V; $C_{LOAD} = 50$ pF.

Parameter	Sym	Min	Max	Unit
Input Voltage: All Pins Except PAB3—PAB0, PEN, PGN, PWN, OCK,				
ICK, SY*	VIL		8.0	V
Low				
High (commercial temperature class device)	ViH	2.0	_	V
High (industrial temperature class device)	ViH	2.2	_	V
Input Voltage: Pins PAB3—PAB0, PEN, PGN, PWN, OCK, ICK, SY*				
Low	VıL		8.0	V
High (commercial temperature class device)	ViH	2.4		V
High (industrial temperature class device)	ViH	2.7		V
Output Low Voltage				
Low (IoL = 2 mA)	Vol		0.4	V
Low ($IoL = 5 \mu A$)	Vol	_	0.2	V
Output High Voltage				
\dot{H} igh (IoH = -2 mA)	Vон	$V_{\mathrm{DD}}-0.7$		V
High (IoH = $-5 \mu A$)	Vон	$V_{\text{DD}} - 0.2$		V
Input Leakage: All Inputs Except ZN				
Low (VIL = 0 V) Low	lı∟	<i>–</i> 5		μA
High (V _{IH} = 5.5 V) High	Iн	_	5	μA
Input Leakage: ZN [†] Pin				
Low (VIL = 0 V) Low	lı∟	-500	_	μΑ
High (V _{IH} = 5.5 V) High	Іін	_	5	μA
Output Offset Current				
Low (Vol = 0 V)	lozl	-10	_	μΑ
High (VoH = 5.5 V)	lozh	_	10	μA
Input, Output, I/O Capacitance	CI		10	pF
Power Supply Current [‡]				
Instruction Cycle Time = 50 ns; tCKILCKIL = 12.5 ns	IDD	_	306	m A
Instruction Cycle Time = 60 ns; tCKILCKIL = 15 ns	IDD	_	255	m A
Instruction Cycle Time = 80 ns; tCKILCKIL = 20 ns	IDD		225	m A
Power Dissipation§				
Instruction Cycle Time = 50 ns; tCKILCKIL = 12.5 ns	PD	_	1.7	W
Instruction Cycle Time = 60 ns; tCKILCKIL = 15 ns	PD	_	1.4	W
Instruction Cycle Time = 80 ns; tCKILCKIL = 20 ns	PD	_	1.25	W

 $^{^{\}star}$ The ICK, OCK, and SY pins have Schmitt triggers with hysteresis in the range of 0.5 V to 0.8 V.

AT&T Microelectronics 53

[†] This pin has a pull-up device.

[‡] Current in the input buffers is highly dependent on the input voltage level. At full CMOS levels, essentially no dc current is drawn, but for levels near the threshold of 1.4 V, high and unstable levels of current may flow. There are 72 inputs to the chip (19 input-only and 53 input/output pins). If all inputs are connected to a dc voltage around 1.4 V, an additional current in the range of 150 mA can be drawn. This current can be almost totally eliminated by setting the input pins to CMOS voltage levels (Vpb or Vss). Therefore, all unused inputs should be tied inactive to Vpb or Vss and all unused I/O pins should be tied inactive through a 10 kΩ resistor to Vpb or Vss.

[§] The power dissipation listed is for output loads = 70 pF. Total power dissipation can be calculated on the basis of the application by adding $C \times V_{DD}^2 \times f$ for each output, where C is the load capacitance and f is the output frequency.