64K (8K x 8)

Paged

F²PROM

Features

- · Fast Read Access Time 150 ns
- Automatic Page Write Operation Internal Address and Data Latches for 32 Bytes Internal Control Timer
- Fast Write Cycle Times

Maximum Page Write Cycle Time: 2 ms

1 to 32 Byte Page Write Operation

- Low Power Dissipation 80 mA Active Current 100 μA CMOS Standby Current
- Direct Microprocessor Control DATA Polling
- High Reliability CMOS Technology Endurance: 10⁴ or 10⁵ Cycles Data Retention: 10 years
- Single 5 V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial, and Industrial Temperature Ranges

Description

The AT28PC64 is a high-speed, low-power Electrically Erasable and Programmable Read Only Memory. Its 64K of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 440 mW. When the device is deselected the standby current is less than $100\,\mu\text{A}$.

The AT28PC64 is accessed like a Static RAM for the read or write cycles without the need for external components. The device contains a 32-byte page register to allow writing of up to 32 bytes simultaneously. During a write cycle, the addresses and 1 to 32 bytes of data are

(continued on next page)

Pin Configurations

TSOP Top View

	ᅋᄱ				_	
A11	ᅊᇻ	2	1	28 27	B A10	ĈĒ
	A9 🖁	4	3	26 25	P 1/07	1/06
A8 WE	NC 🖹	-	5	24	E 1/O5	
	vcc 🖁	6	7	22 23	₽ vos	1/04
NC	A12	8	9	20 21	B 1/02	GND
A7	q	10		19	ь	VO1
A5	A6 🖁	12	, 11	18	₽ 1/00	AO
	- 84 뒤	14	13	16 15	₽ A1	
A3	ч.					A2

Pin Name	Function
A0 - A12	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

A12 C A7 C A6 C A5 C A4 C A3 C A1 C A0 C I/O0 C I/O1 C I/O2 C 3ND C	2 3 4 5 6 7 8 9 10	28 27 26 25 24 23 22 21 20 19 18 17 16		VCC WE NO AS	
			ı		

	- 1	NC V	WE		
A6	55	3 2 1.	2313	29 }	A8
A5	56			28 2	A9
A4	5 7			27 6	A11
A3	8 6			26 č	NC
A2	5 9			25 ₹	ŌĒ
Αt	510			24 c	A10
AO	511			23 2	CE
NC	512			22 2	VO7
/00	513			21 6	1/06
	14	151617	18192	οż	
W	0's 1	2 NO GND	3 4	5	

Note: PLCC package pins 1 and 17 are DON'T CONNECT.






Description (Continued)

internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28PC64 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. The AT28PC64 also includes an extra 32 bytes of E²PROM for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

	Temperature Under Bias55°C to +125°C
l	Storage Temperature65°C to +150°C
	All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
	All Output Voltages with Respect to Ground0.6 V to Vcc +0.6 V
,	Voltage on OE and A9 with Respect to Ground0.6 V to +13.5 V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Device Operation

READ: The AT28PC64 is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

BYTE WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started it will automatically time itself to completion.

PAGE WRITE: The page write operation of the AT28PC64 allows one to thirty-two bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by one to thirty-one additional bytes. Each successive byte must be written within 150 μs (tBLC) of the previous byte. If the tBLC limit is exceeded the AT28PC64 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A5-A12 inputs. For each \overline{WE} high to low transition during the page write operation, A5 - A12 must be the same.

The A0 to A4 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28PC64 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once

the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. \overline{DATA} Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28PC64 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

DATA PROTECTION: If precautions are not taken, inadvertent writes to the AT28PC64 may occur during transitions of the host system power supply. Atmel has incorporated the following features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28PC64 in the following ways: (a) V_{CC} sense - if V_{CC} is below 3.8 V (typical) the write function is inhibited; (b) V_{CC} power-on delay - once V_{CC} has reached 3.8 V the device will automatically time out 5 ms typical) before allowing a write: (c) write inhibit - holding any one \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

CHIP CLEAR: The contents of the entire memory of the AT28PC64 may be set to the high state (erased) by the use of the CHIP CLEAR operation. By setting $\overline{\text{CE}}$ low and $\overline{\text{OE}}$ to 12 volts, the chip is cleared when a 10 ms low pulse is applied to the $\overline{\text{WE}}$ pin.

DEVICE IDENTIFICATION: An extra 32 bytes of E^2 PROM memory are available to the user for device identification. By raising A9 to 12 V \pm 0.5 V and using address locations 1FE0H to 1FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	VIN = 0 V
Cout	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.



D.C. and A.C. Operating Range

		AT28PC64-15	AT28PC64-20	AT28PC64-25
On a setting	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%

Operating Modes

Mode	CE	ŌĒ	WE	1/0
Read	VIL	VIL	ViH	Dout
Write ⁽²⁾	VIL	ViH	VIL	DiN
Standby/Write Inhibit	VIH	X ⁽¹⁾	Х	High Z
Write Inhibit	X	Х	ViH	
Write Inhibit	X	VIL	X	
Output Disable	X	VIH	X	High Z
Chip Erase	VIL	V _H ⁽³⁾	VIL	High Z

Notes: 1. X can be VIL or VIH.

3. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$.

D.C. Characteristics


Symbol	Parameter	Condition		Min	Max	Units
<u>Iu</u>	Input Load Current	VIN = 0 V to VCC + 1V			10	μА
lo	Output Leakage Current	VI/O = 0 V to VCC			10	μA
I _{SB1}	Vcc Standby Current CMOS	CE = Vcc-0.3 V to Vcc + 1 V	Com., Ind.		100	μA
1361	VCC Standby Current CWOS	OL = VCC-0.3 V to VCC + 1 V	Mil.		200	μΑ
ISB2	Vcc Standby Current TTL	CE = 2.0 V to V _{CC} + 1 V			3	mA
lcc	Vcc Active Current	f = 5 MHz; lout = 0 mA	,	_	80	mA
VIL	Input Low Voltage			_	0.8	v
VIH	Input High Voltage			2.0		V
VoL	Output Low Voltage	I _{OL} = 2.1 mA			.4	٧
Vон	Output High Voltage	IOH = -400 μA		2.4		V

^{2.} Refer to A.C. Programming Waveforms.

A.C. Characteristics (1)

		AT28PC64-15		AT28PC64-20		AT28PC64-25			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	
tacc	Address to Output Delay		150		200		250	ns	
tcE (2)	CE to Output Delay		150		200		250	ns	
toE (3)	OE to Output Delay	0	70	0	80	0	100	ns	
t _{DF} (4,5)	CE or OE to Output Float	0	50	0	55	0	60	ns	
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns	


A.C. Read Waveforms



Notes:

- 1. $C_L = 100 \text{ pF}$.
- CE may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC}.
- OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} - t_{OE} after an address change without impact on t_{ACC}.
- 4. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first ($C_L = 5$ pF).
- 5. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



 t_R , $t_F < 5$ ns

Output Test Load









A.C. Write Characteristics

Symbol	Parameter	Min	Тур	Max	Units
tas, toes	Address, OE Set-up Time	0		-	ns
tah	Address Hold Time	50			ns
tcs	Chip Select Set-up Time	0			ns
tсн	Chip Select Hold Time	0			ns
twp	Write Pulse Width (WE or CE)	100		1000	ns
tos	Data Set-up Time	50			ns
tDH,tOEH	Data, OE Hold Time	0			ns
two	Write Cycle Time		1.0	2.0	ms

A.C. Write Waveforms- WE Controlled




A.C. Write Waveforms- $\overline{\text{CE}}$ Controlled



Page Mode Write Characteristics

Symbol	Parameter	Min	Тур	Max	Units
twc	Write Cycle Time		1	2.0	ms
tas	Address Set-up Time	0			ns
tан	Address Hold Time	50			ns
tos	Data Set-up Time	50			ns
tDH	Data Hold Time	0			ns
twp	Write Pulse Width	100		1000	ns
TBLC	Byte Load Cycle Time	150			ns
tpLW	Page Load Width			150	μs
twph	Write Pulse Width High	50			ns

Page Mode Write Waveforms




Notes:

A5 through A12 must specify the same page address during each high to low transition of \overline{WE} (or \overline{CE}).

 \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

Chip Erase Waveforms



 $t_S = t_H = 1 \mu sec \text{ (min.)}$ $t_W = 10 \text{ msec (min.)}$ $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$






Note: Some systems require increased load cycle time, beyond that permitted by the AT28PC64. The following Page Mode Write Characteristics and Waveforms address this situation. Please reference Atmel part number AT28PC64-SL376 to specify this device.

Page Mode Write Characteristics (AT28PC64-SL376)

Symbol	Parameter	Min	Тур	Max	Units
twc	Write Cycle Time		1	2.0	ms
tas	Address Set-up Time	0			ns
tан	Address Hold Time	50			ns
tps	Data Set-up Time	50			ns
tDH	Data Hold Time	0			ns
twp	Write Pulse Width	100			ns
tBLC	Byte Load Cycle Time			150	μs
twph	Write Pulse Width High	50	_		ns

Page Mode Write Waveforms (AT28PC64-SL376)



Notes:

A5 through A12 must specify the same page address during each high to low transition of \overline{WE} (or \overline{CE}).


OE must be high only when WE and CE are both low.

Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	0			ns
toeh	OE Hold Time	0			ns
toe	OE to Output Delay			50	ns
twr	Write Recovery Time	0			ns


Note: 1. These parameters are characterized and not 100% tested.

Data Polling Waveforms







NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



Ordering Information

tacc	lcc	(mA)	Ordorio - Ordo	Darkson	Oti B	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
150	80	0.1	AT28PC64(E)-15DC AT28PC64(E)-15JC AT28PC64(E)-15PC AT28PC64(E)-15TC	28D6 32J 28P6 28T	Commercial (0°C to 70°C)	
			AT28PC64(E)-15DI AT28PC64(E)-15JI AT28PC64(E)-15PI AT28PC64(E)-15TI	28D6 32J 28P6 28T	Industrial (-40°C to 85°C)	
150	80	0.2	AT28PC64(E)-15DM/883 AT28PC64(E)-15LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
200	80	0.1	AT28PC64(E)-20DC AT28PC64(E)-20JC AT28PC64(E)-20PC	28D6 32J 28P6	Commercial (0°C to 70°C)	
	:		AT28PC64(E)-20DI AT28PC64(E)-20JI AT28PC64(E)-20PI	28D6 32J 28P6	Industrial (-40°C to 85°C)	
200	80	0.2	AT28PC64(E)-20DM/883 AT28PC64(E)-20LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
250	80	0.1	AT28PC64(E)-25DC AT28PC64(E)-25JC AT28PC64(E)-25PC AT28PC64-W	28D6 32J 28P6 DIE	Commercial (0°C to 70°C)	
			AT28PC64(E)-25DI AT28PC64(E)-25JI AT28PC64(E)-25PI	28D6 32J 28P6	Industrial (-40°C to 85°C)	
250	80	0.2	AT28PC64(E)-25DM/883 AT28PC64(E)-25LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
300 ⁽¹⁾	80	0.2	AT28PC64(E)-30DM/883 AT28PC64(E)-30LM/883	28D6 32L	Military/883 Class B, Fully Compliant (-55°C to 125°C)	
350 ⁽¹⁾	80	0.2	AT28PC64(E)-35DM/883 AT28PC64(E)-35LM/883	28D6 32L	Military/883 Class B, Fully Compliant (-55°C to 125°C)	





Ordering Information

tacc	Icc (mA)		Ordering Code	Package	Operation Range	
(ns)	Active	Standby		ago	operation range	
200	80	0.2	5962-87514 09 XX 5962-87514 09 YX	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
250	80	0.2	5962-87514 08 XX 5962-87514 08 YX	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
300 ⁽¹⁾	80	0.2	5962-87514 07 XX 5962-87514 07 YX	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
350 ⁽¹⁾	80	0.2	5962-87514 06 XX 5962-87514 06 YX	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	

Notes: 1. Electrical specifications for these speeds are defined in Standardized Military Drawing 5962-87514.

	Package Type	
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)	
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)	<u> </u>
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier OTP (LCC)	
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)	
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)	
W	Die	
	Options	
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 2 ms	
E	High Endurance Option: Endurance = 100K Write Cycles	