
DENSE-PAC



0.5 Megabit CMOS EEPROM


DPE32X16A

DESCRIPTION:

The DPE32X16A is a high-performance Electrically Erasable and Programmable Read Only Memory (EEPROM) module and may be organized as 32K X 16, or 64K X 8.

The module is built with two low-power CMOS 32K X 8 EEPROMs. The two chip enables are used for individual BW* selection. The DPE32X16A is ideally suited for those computer systems having 16-bit architectures.

The DPE32X16A contains a 64-BW page register to allow writing of up to 64 BWs simultaneously. During a write cycle, the address and 1 to 64 BWs of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the module will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by $\overline{\rm DATA}$ Polling of the most significant data bit in each byte. Once the end of a write cycle has been detected, a new access for a read or write can begin.




FEATURES:

- Fast Access Times: 55, 70, 90, 120, 150, 200, 250ns
- Automatic Page Write Operation: Internal Address and Data Latches Internal Control Timer
- Fast Write Cycle Times:
 Page Write Cycle Time: 10ms maximum
 1 to 64 BW* Page Write Operation
- DATA Polling for END of Write Detection
- High Reliability CMOS Technology Endurance: 10⁴ Cycles Data Retention: 10 years
- Single + 5V Power Supply, ±10% Tolerance
- CMOS and TTL Compatible Inputs and Outputs
- Available with All Semiconductor Components Compliant to MIL-STD-883; Class B
- 40-Pin PGA (Grid Array) Package

PIN N	IAMES				
A0 - A14	Address Inputs				
I/O0 - I/O15	Data In/Out				
CEO, CE1	Chip Enables				
WEO, WE1	Write Enables				
ŌĒ	Output Enable				
V _{DD}	Power (+5V)				
V _{SS}	Ground				
N.C.	No Connect				

* Byte or Word (BW)



				PIN	1-OUI	DIAGE	AM	1			
					(TOP	VIEW)					
CEØ	1	1/06	11	1	(1)	21)	39	21	1/07	31	√DD
A9	2	1/05	12	2	12	22	32	22	1/02	32	ΑØ
A1Ø	3	1/04	13	3	13	23	(33)	23	1/01	33	A.1
A11	4	1/03	14	4	14)	24)	34)	24	1/00	34	A.2
A12	5	ŌĒ	15	(5)	15)	25	33	25	A3	35	Α4
A13	6	WE1	16	(E)	16)	26	36	26	$\overline{\text{WE}}$ Ø	36	A5
A14	7	1/014	17	7	17	27	3	27	1/015	37	A6
N.C.	8	1/013	18	8	18	23	38)	28	1/010	38	4 7
N.C.	9	1/012	19	9	13)	29	(39)	29	1/09	39	8.A
VSS	10	1/011	20	10	20	32	40)	30	1/08	40	CE1

	ABSOLUTE MAXIMUM RATINGS 1										
Symbol Parameter Value Un											
TstG	Storage Temperature	-65 to +125	°C								
TBIAS	Temperature Under Bías	-55 to +125	°C								
V_{DD}	Supply Voltage ²	-0.5 to $+7.0$	°C								
V _{I/O}	Input/Output Voltage ²	-0.5 to +7.0	V								

R	RECOMMENDED OPERATING RANGE 1									
Symbol	ymbol Characteristic Min. Typ. Max. U									
V_{DD}	Supply Voltage	÷ 4	4.5	5.0	5.5	V				
V _{IH}	Input HIGH Vo	oltage	2.2	l	$V_{DD} + 0.3$	V				
VIL	Input LOW Vo	ltage	-0.1 ²		0.8	V				
		_ C	0	+25	+ 70					
TA	Operating Temperature		-40	+25	+85	°C				
	remperature	M/B	-55	+25	+125					

AC TEST CONDITIONS							
Input Pulse Levels	0V to 3.0V						
Input Pulse Rise and Fall Times	5ns*						
Input and Output Timing Reference Levels	1.5V						

[•] Transition between 0.8V and 2.2V.


	OUTPUT LOAD									
Load	Load C _L Parameters Measured									
1	100pF	except t _{DF}								
2	5pF	t _{DF}								

	TRUTH TABLE										
Mode CE OE WE I/I Pin											
Standby	Н	X	X	HIGH-Z							
Read	L	Ł	Н	Dour							
Write	L	Н	L	Din							
Write Inhibit	Х	L	Х	HIGH-Z							
Write Inhibit	X	X	Н	HIGH-Z							

L = LOW	H = HIGH	X = Don't Care

CA	CAPACITANCE 3: T _A = 25°C, F = 1.0MHz									
Symbol	Parameter	Max.	Unit	Condition						
C _{CE}	Chip Enable	15								
Cadr	Address Input	35								
Cwe	Write Enable	15	рF	$V_{IN} = 0V$						
COE	Output Enable	35								
CI/O	Data Input/Output	25								

Figure 1. Output Load
•• Including Probe and Jig Capacitance.





	DC (OPERATING CHARACTERI	STICS: Ov	er opera	ting range	es		
Symbol Characteristics		Test Conditions	X 1	16	X	Unit		
Symbol	Characteristics	rest conditions		Min.	Max.	Min.	Max.	Olik
lin	Input Leakage Current	V _{IN} = V _{DD} Max.		-10	+10	-10	+10	μΑ
lout	Output Leakage Current	V _{OUT} = V _{DD} Max.		-10	+10	-20	+20	μА
	Operating Supply	$\overline{CE} = \overline{OE} = V_{IL}$, all I/O = 0mA, f = t _{RC} Min.	150 - 250ns		160		90	A
1cc	Current	all $I/O = OmA$, $f = t_{RC} Min$.	55 - 90ns		160		140	mA
	V _{DD} Standby	CE = V _{IH}	150 - 250ns		6		6	A
Isb1	Current (TŤL)	CE = VIH	55 - 90ns		120		120	mA
	V _{DD} Standby	GE V 10.3V	150 - 250ns		0.75		0.75	
I _{SB2}	Current (CMOS)	$\overline{CE} = V_{DD} \pm 0.3V$	55 - 90ns		120		120	mA
Vol	Output LOW Voltage	I _{OUT} = 2.1mA			0.45		0.45	V
V _{OH}	Output HIGH Voltage	I _{OUT} = -400μA		2.4		2.4		V


	AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges 5, 6																
No.	No. Symbol	Parameter		ns		ns		ns		Ons		0ns		0ns		0ns	Unit
	57111001	- Taraniere	Min.	Max.	Oiiit												
. 1	tacc	Address to Output Valid		55		70		90		120		150		200		250	ns
2	tce	Chip Enable to Output Valid		55		70		90		120		150		200		250	ns
3	toE	Output Enable to Output Valid		30		35		45		50		70		80		100	ns
4	t _{DF}	Chip Enable or Output Enable to Output Float ³		30		35		45		50		55		55		55	ns
5	tон	Output Hold from Chip Enable, Output Enable, or Address, Whichever Occurs First	0		0		0		0		0		0		0		ns
6	tpur	Power-up to Read Operation		100		100		100		100		100		100		100	μs


A	C OPERA	TING CONDITIONS AND CHARACTERIS	TICS - WRITE CYCLE:	Over operating ran	ges ^{5, 6}
No.	Symbol	Parameter	Min.	Max.	Unit
7	twc	Write Cycle Time		10	ms
8	tas	Address Set-up Time *	0		ns
9	tан	Address Hold Time	50		ns
10	tcs	Chip Select Set-up Time	0		ns
11	tсн	Chip Select Hold Time	0		ns
12	twp	Write Pulse Width (WE or CE)	100		ns
13	t _{DS}	Data Set-up Time	50		ns
14	tон	Data Hold Time	0	_	ns
15	toes	Output Enable Set-up Time	0		ns
16	t OEH	Output Enable Hold Time	0		ns
17	twph	Write Pulse Width High	50		ns
18	t _{BLC}	Byte Load Cycle Time	0.20	100	μs
19	t PUW	Power-up To Write Operation		5	ms


^{*} Valid for both Read and Write Cycles.














DEVICE OPERATION

READ: The DPE32X16A is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual line control gives designers flexibility in preventing bus contention.


WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a \overline{BW}^* write has been started it will automatically time itself to completion.

PAGE WRITE MODE: The page write operation of the DPE32X16A allows 1 to 64 BWs of data to be loaded into the device and then simultaneously written during the internal programming period. After the first data BW has been loaded into the device, successive BWs may be loaded in the same manner. Each new BW to be written must have its high to low transition on WE (or CE) within 100µs of the low to high

transition of \overline{WE} (or \overline{CE}) of the preceding BW. If a high to low transition is not detected within 100 μ s of the last low to high transition, the load period will end and the internal programming period will start. A6 to A14 specify the page address. The page address must be valid during each high to low transition of \overline{WE} (or \overline{CE}). A0 to A5 are used to specify which BWs within the page are to be written. The BWs may be loaded in any order and may be changed within the same load period. Only BWs which are specified for writing will be written; unnecessary cycling of other BWs within the page does not occur.


DATA POLLING: The DPE32X16A features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the compliment of the written data on 1/O7 and/or 1/O15. Once the the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. DATA Polling may begin at any time during the write cycle.

* Byte or Word



NOTES:

- 1. All voltages are with respect to Vss.
- 2. -1.0V min. for pulse width less than 20ns (V_{\parallel} min. = -0.3V at DC level).
- 3. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 4. This parameter is guaranteed and not 100% tested.
- 5. Transition is measured at the point of ±500mV from steady state voltage.
- 6. When OE and CE are LOW and WE is HIGH, I/O pins are in the output state; and input signals of opposite phase to the outputs must not be applied.
- 7. The outputs are in a high impedance state when $\overline{\text{WE}}$ is LOW.



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ◆ Garden Grove, California 92641-1428 (714) 898-0007 ◆ (800) 642-4477 (Outside CA) ◆ FAX: (714) 897-1772