


Intel® (PC100) Approved
512 & 256 Megabyte Registered DIMM'S using
Dense-Pac's Patented Stacked Memory devices

for use in Intel® 440BX based
Chip Set NightShade & NightLite motherboards

See Intel's web page for more information:

http://support.intel.com/support/motherboards/server/n440bx/nbx_mem.htm



*For more information about Dense-Pac Stacking Memory Devices call
your Dense-Pac Sales Rep. at:*

(800) 642-4477

<http://www.dense-pac.com>

PRELIMINARY

DESCRIPTION:

The DPSD64MR72TW5-PC100 is a 64Mx72 SDRAM DIMM consisting of thirty-six 128Mbit SDRAM devices configured as 18 stacked 256Mbit modules in a 2-bank architecture. 8-bit ECC is provided for error protection. All control lines are registered; flow through buffer mode can be established by disabling the REGE signal.

These modules offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, interleave between internal banks in order to hide precharge time, and the capability to randomly change column address on each clock cycle during a burst.

The DPSD64MR72TW5-PC100 is designed to operate in 3.3V, low power memory systems. An Auto Refresh Mode is provided along with a power saving Power-Down Mode. All inputs, outputs and clocks are LVTTTL-compatible.

FEATURES:

- Configuration: 64 Meg x 72
- Module Design Compliant to Intel® Registered DIMM Specification Rev. 1.0
- PC100 Compliant Devices
- 3.3V±0.3 Volt Power Requirement
- LVTTTL Compatible I/O and Clock
- Programmable Burst Type, Burst Length, and CAS Latency
- Registered/Buffered Control Lines
- On-Board PLL Clock Driver
- Program Burst Lengths: 1, 2, 4, 8 or Full Page
- Internal Pipeline Operation; Column address can be changed every clock cycle
- 4096 Cycles / 64 ms Refresh
- Auto Precharge and Auto Refresh Modes
- Serial Presence-Detect (SPD)
- Utilizes 168-Pin Registered SDRAM DIMM JEDEC Standard and Intel Specification


PIN NAMES		
A0 - A11	Row Address:	A0 - A11
	Column Address:	A0 - A9, A11
	Auto Precharge:	A10
BA0, BA1	Bank Selects	
DQ0 - DQ71	Data In / Data Out	
CAS	Column Address Strobe	
RAS	Row Address Enable	
WE	Data Write Enable	
DQMB0-DQMB7	Data Input/Output Mask	
CKE0, CKE1	Clock Enables	
CK0 - CK3	System Clocks	
S0 - S3	Chip Selects	
REGE	Register Enable	
SDA	Serial Presence-Detect Data	
SCL	Serial Clock for Presence-Detect	
VDD	Power Supply	
VSS	Ground	
N.C.	No Connect	

PIN-OUT DIAGRAM

VSS	1	85	VSS
DQ0	2	86	DQ32
DQ1	3	87	DQ33
DQ2	4	88	DQ34
DQ3	5	89	DQ35
VDD	6	90	VDD
DQ4	7	91	DQ36
DQ5	8	92	DQ37
DQ6	9	93	DQ38
DQ7	10	94	DQ39
DQ8	11	95	DQ40
VSS	12	96	VSS
DQ9	13	97	DQ41
DQ10	14	98	DQ42
DQ11	15	99	DQ43
DQ12	16	100	DQ44
DQ13	17	101	DQ45
VDD	18	102	VDD
DQ14	19	103	DQ46
DQ15	20	104	DQ47
DQ16	21	105	DQ48
DQ17	22	106	DQ49
VSS	23	107	VSS
N.C.	24	108	N.C.
N.C.	25	109	N.C.
VDD	26	110	VDD
WE	27	111	CAS
DQMB0	28	112	DQMB4
DQMB1	29	113	DQMB5
S0	30	114	S1
N.U.	31	115	RAS
VSS	32	116	VSS
A0	33	117	A1
A2	34	118	A3
A4	35	119	A5
A6	36	120	A7
A8	37	121	A9
A10/AP	38	122	BA0
BA1	39	123	A11
VDD	40	124	VDD
VDD	41	125	CK1
CK0	42	126	N.U.
VSS	43	127	VSS
N.U.	44	128	CKE0
S2	45	129	S3
DQMB2	46	130	DQMB6
DQMB3	47	131	DQMB7
N.U.	48	132	N.U.
VDD	49	133	VDD
N.C.	50	134	N.C.
N.C.	51	135	N.C.
DQ67	52	136	DQ70
DQ68	53	137	DQ71
VSS	54	138	VSS
DQ16	55	139	DQ48
DQ17	56	140	DQ49
DQ18	57	141	DQ50
DQ19	58	142	DQ51
VDD	59	143	VDD
DQ20	60	144	DQ52
N.C.	61	145	N.C.
VREF/N.C.	62	146	N.C.
CKE1/N.U.	63	147	REGE
VSS	64	148	VSS
DQ21	65	149	DQ53
DQ22	66	150	DQ54
DQ23	67	151	DQ55
VSS	68	152	VSS
DQ24	69	153	DQ56
DQ25	70	154	DQ57
DQ26	71	155	DQ58
DQ27	72	156	DQ59
VDD	73	157	VDD
DQ28	74	158	DQ60
DQ29	75	159	DQ61
DQ30	76	160	DQ62
DQ31	77	161	DQ63
VSS	78	162	VSS
CK2	79	163	CK3
N.C.	80	164	N.C.
N.C.	81	165	SA0
SDA	82	166	SA1
SCL	83	167	SA2
VDD	84	168	VDD

PRELIMINARY

FUNCTIONAL BLOCK DIAGRAM



BLOCK DIAGRAM NOTES:

- When necessary two copies of the same signals are created by doubling the register inputs.
- Unless otherwise noted, resistors are 10 OHM's.
- DQ wiring may differ from that described in Functional Block Diagram; however DQ / RDQMB relationships are maintained as shown.

PRELIMINARY

OPERATING FEATURES

CAS Latency

CAS latency defines the delay from when a Read Command is registered on a rising clock edge to when the data from the Read Command becomes available at the outputs. The CAS latency is expressed in terms of clock cycles and for this specific DIMM a value of 3 cycles is supported. Do not confuse DIMM CAS latency with SDRAM CAS latency which is one clock less.

Once the appropriate CAS latency has been selected it must be programmed into the mode register after power up.

Register and DIMM Operation

All control and address signals are registered on-board and hence delayed by one cycle in arriving at the SDRAMs. The registers can be disabled (Flow-Through Buffer Mode) by pulling the REGE signal low.

The clock signal is distributed to all SDRAM's via a zero delay PLL. Note that the PLL must be given enough clock cycles to stabilize before any operation can be given (minimum stabilization time equal to 1ms).

ABSOLUTE MAXIMUM RATINGS			
Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	-0.5 to +4.6	V
V _{I/O}	Input/Output Voltage	-0.5 to +4.6	V
T _{STG}	Storage Temperature	-55 to +125	°C
T _{OPR}	Operating Temperature	-0 to +70	°C
P _D	Power Dissipation	36	W
I _{OUT}	Short Circuit Output Current	50	mA

NOTE: Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING RANGE					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	3.3		3.6	V
V _{IH}	Input HIGH Voltage	2.0		V _{DD} +0.3	V
V _{IL}	Input LOW Voltage	-0.3		0.8	V
T _A	Operating Temperature	0	+25	+70	°C

NOTE: All voltages reference to V_{SS} and V_{SSQ}.

CAPACITANCE*				
Symbol	Parameter	Max.	Conditions	Unit
C _{ADR}	Address Input	12	V _{DD} = 3.3V, T _A = 25°C, F = 1.0MHz	pF
C _{I1}	RAS, CAS, CKE0, DQMB, PDE Input	12		
C _S	Chip Select Input	12		
C _{WE}	Write Enable Input	12		
C _{CK}	System Clocks Input	5		
C _{I/O}	Data Input/Output	11		
C _{SDA}	Serial Presence Detect Data Output	10		
C _{REGE}	REGE Input	12		


* Values calculated, not measured.

PRELIMINARY

SERIAL PRESENT DETECT INFORMATION				
Byte #	Function	Value	Hex Value	Dec Value
0	Number of Bytes Written into SPD	128 bytes	80	128
1	Total Number of Bytes in SPD Device	256 bytes	08	8
2	Fundamental Memory Type	SDRAM	04	4
3	Number of Row Address Bits	12	0C	12
4	Number of Column Address Bits	10	0B	11
5	Number of Banks in Module	2 Rows	02	2
6	Data Width	72 bits	40	64
7	Data Width (Continued)	-	00	0
8	Voltage Interface	LVTTL	01	1
9	SDRAM Cycle Time (t_{CYC})	10 ns	A0	160
10	SDRAM Access Time from Clock (t_{AC})	6 ns	60	96
11	Module Configuration Type	ECC	02	2
12	Refresh Rate and Type	SR/15.625	80	128
13	Primary SDRAM Width	x4	04	4
14	Error Checking SDRAM Width	x4	04	4
15	Minimum Clock Delay for Back-to-Back Random Column Address	$t_{CCD} = 1 \text{ CLK}$	01	1
16	Burst Lengths Supported	1, 2, 4, 8 Full Page	8F	143
17	Number of Banks on SDRAM Device	4	04	4
18	CAS Latencies Supported	3	04	4
19	CS Latency	0 CLK	01	1
20	Write Latency	0 CLK	01	1
21	SDRAM Module Attributes	Buffer, Registered Control Lines	16	22
22	SDRAM Device Attributes : General	No Early RAS Precharge	0E	14
23	Minimum SDRAM Cycle Time (CAS Latency = 2)	12 ns	00	0
24	SDRAM Access from Clock (CAS Latency = 2)	7 ns	00	0
25	Minimum SDRAM Cycle Time (CAS Latency = 1)	-	00	0
26	SDRAM Access from Clock (CAS Latency = 1)	-	00	0
27	Minimum Row Precharge Time (t_{RP})	20	18	24
28	Minimum Row Active to Row Active Delay (t_{RRD})	20	14	20
29	Minimum RAS to CAS Delay (t_{RCD})	20	18	24
30	Minimum RAS Pulse Width (t_{RAS})	50	32	50
31	Module Bank Density	128 MB	40	64
32-61	Not Used	-	00	0
62	SPD Data Revision Code	Intel SPD 1.2	12	18
63	Checksum for Bytes 0 - 62	158d - 9Eh	F6	246
64-125	Not Used	-	00	0
126	Intel® Specification Frequency	100 MHz	64	100
127	Intel® Specification CAS Latency Support	Double-Sided Norm.	85	133
128-255	Open for Customer Use	-	FF	255

PRELIMINARY**ORDERING INFORMATION**

DP	SD	64M	R	72	T	W5	- PC100	CL3	T	
PREFIX	TYPE	MEMORY DEPTH	DESIG	MEMORY WIDTH	DESIG	PACKAGE	COMPATABLE	TYPE	DESIG	
										Blank GOLD CONTACTS
										T TIN CONTACTS
										CL2 CAS LATENCY 2 (Under Development)
										CL3 CAS LATENCY 3
										168-PIN DIMM
										128 MEGABIT BASED
										REGISTERED MEMORY MODULE
										SYNCHRONOUS DRAM

MECHANICAL DRAWING**Dense-Pac Microsystems, Inc.**

7321 Lincoln Way ♦ Garden Grove, California 92841-1431
 (714) 898-0007 (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>