

Product Features

- PI74AVC+16601 is designed for low-voltage operation, $V_{CC} = 1.65V$ to $3.6V$
- True $\pm 24mA$ Balanced Drive @ $3.3V$
- I_{OFF} supports partial power-down operation
- $3.6V$ I/O Tolerant Inputs and Outputs
- All outputs contain a patented DDC (Dynamic Drive Control) that reduces noise without degrading propagation delay.
- Industrial operation: $-40^{\circ}C$ to $+85^{\circ}C$
- Available Packages:
 - 56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 173 mil wide plastic TSVSOP (K)

Product Description

Pericom Semiconductor's PI74AVC+ series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.


The PI74AVC+16601 uses D-type latches and D-type flip-flops with 3-state outputs to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by Output Enable (\overline{OEAB} and \overline{OEBA}), Latch Enable (LEAB and LEBA), and Clock (CLKAB and CLKBA) inputs. The clock can be controlled by the Clock Enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is HIGH, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Logic Block Diagram



Pin Description

| Pin Name | Description |
|-----------------|----------------------------------|
| \overline{OE} | Output Enable Input (Active LOW) |
| CLK | Clock Input (Active HIGH) |
| Dx | Data Inputs |
| Qx | 3-State Outputs |
| GND | Ground |
| V _{CC} | Power |

Pin Configuration



Truth Table^{(1)†}

| CLKENAB | OEAB | LEAB | Inputs | | Output B |
|---------|------|------|--------|---|--------------------|
| | | | CLKAB | A | |
| X | H | X | X | X | Z |
| X | L | H | X | L | L |
| X | L | H | S | H | H |
| H | L | L | X | X | B _{0‡} |
| H | L | L | X | X | B _{0‡} |
| L | L | L | ↑ | L | L |
| L | L | L | ↑ | H | H |
| L | L | L | L or H | X | B _{0‡} |

Notes:

1. H = High Signal Level

L = Low Signal Level

Z = High Impedance

↑ = LOW-to-HIGH Transition

† A-to-B data flow is shown: B-to-A flow is similar but uses \overline{OEBA} , \overline{LEBA} , \overline{CLKBA} , and $\overline{CLKENBA}$.

‡ Output level before the indicated steady-state input conditions were established.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| | | | |
|---|--------------------------------|---|----------------|
| Supply voltage range, V _{CC} | -0.5V to +4.6V | Output clamp current, I _{OK} (V _O <0) | -50mA |
| Input voltage range, V _I | -0.5V to +4.6V | Continuous output current, I _O | ±50mA |
| Voltage range applied to any output in the high-impedance or power-off state, V _O ⁽¹⁾ | -0.5V to +4.6V | Continuous current through each V _{CC} or GND | ±100mA |
| Voltage range applied to any output in the high or low state, V _O ^(1,2) | -0.5V to V _{CC} +0.5V | Package thermal impedance, θ _{JA} ⁽³⁾ : package A | 64°C/W |
| Input clamp current, I _{IK} (V _I <0) | -50mA | package K | 48°C/W |
| | | Storage Temperature range, T _{stg} | -65°C to 150°C |

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

1. Input & output negative-voltage ratings may be exceeded if the input and output current rating are observed.
2. Output positive-voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.
3. The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions⁽¹⁾

| | | Min. | Max. | Units |
|---|----------------------------------|------------------------|------------------------|-------|
| V _{CC} Supply Voltage | Operating | 1.65 | 3.6 | V |
| | Data retention only | 1.2 | | |
| V _{IH} High-level Input Voltage | V _{CC} = 1.2V | V _{CC} | | |
| | V _{CC} = 1.65V to 1.95V | 0.65 x V _{CC} | | |
| | V _{CC} = 2.3V to 2.7V | 1.7 | | |
| | V _{CC} = 3V to 3.6V | 2 | | |
| V _{IL} Low-level Input Voltage | V _{CC} = 1.2V | | GND | |
| | V _{CC} = 1.65V to 1.95V | | 0.35 x V _{CC} | |
| | V _{CC} = 2.3V to 2.7V | | 0.7 | |
| | V _{CC} = 3V to 3.6V | | 0.8 | |
| V _I Input Voltage | | 0 | 3.6 | |
| V _O Output Voltage | Active State | 0 | V _{CC} | mA |
| | 3-State | 0 | 3.6 | |
| I _{OH} High-level output current | V _{CC} = 1.65V to 1.95V | | - 6 | |
| | V _{CC} = 2.3V to 2.7V | | - 12 | |
| | V _{CC} = 3V to 3.6V | | - 24 | |
| I _{OL} Low-level output current | V _{CC} = 1.65V to 1.95V | | 6 | |
| | V _{CC} = 2.3V to 2.7V | | 12 | |
| | V _{CC} = 3V to 3.6V | | 24 | |
| ΔtΔv Input transition rise or fall rate | V _{CC} = 1.65V to 3.6V | | 5 | ns/V |
| T _A Operating free-air temperature | | -40 | 85 | °C |

Notes:

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.

DC Electrical Characteristics (Over the Operating Range, $T_A = -40^\circ\text{C} + 85^\circ\text{C}$)

| Parameters | | Test Conditions ⁽¹⁾ | V _{CC} | Min. | Max. | Units | |
|------------------|--------------------------|--|-----------------|-----------------------|------|-------|--|
| V _{OH} | I _{OH} = -100µA | | 1.65V to 3.6V | V _{CC} -0.2V | | V | |
| | I _{OH} = -6mA | V _{IH} = 1.07V | 1.65V | 1.2 | | | |
| | I _{OH} = -12mA | V _{IH} = 1.7V | 2.3V | 1.75 | | | |
| | I _{OH} = -24mA | V _{IH} = 2V | 3V | 2.0 | | | |
| | | | | | | | |
| V _{OL} | I _{OL} = 100µA | | 1.65V to 3.6V | | 0.2 | µA | |
| | I _{OL} = 6mA | V _{IH} = 0.57V | 1.65V | | 0.45 | | |
| | I _{OL} = 12mA | V _{IH} = 0.7V | 2.3V | | 0.55 | | |
| | I _{OL} = 24mA | V _{IH} = 0.8V | 3V | | 0.8 | | |
| I _I | Control Inputs | V _I = V _{CC} or GND | 3.6V | | ±2.5 | µA | |
| I _{OFF} | | V _I or V _O = 3.6V | 0 | | ±10 | | |
| I _{OZ} | | V _I = V _{CC} or GND | 3.6V | | ±10 | | |
| I _{CC} | | V _O = V _{CC} or GND I _O = 0 | 3.6V | | 40 | | |
| C _I | Control Inputs | V _I = V _{CC} or GND | 2.5V | | 4 | pF | |
| | Data Inputs | | 3.3V | | 4 | | |
| | | | 2.5V | | 6 | | |
| | | | 3.3V | | 6 | | |
| C _O | Outputs | V _O = V _{CC} or GND | 2.5V | | 8 | pF | |
| | | | 3.3V | | 8 | | |

Note:

1. Typical values are measured at
- $T_A = 25^\circ\text{C}$
- .

Timing Requirements

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

| | | | V _{CC} = 1.2V | | V _{CC} = 1.5V ±0.1V | | V _{CC} = 1.8V ±0.15V | | V _{CC} = 2.5V ±0.2V | | V _{CC} = 3.3V ±0.3V | | |
|--------------------|-----------------|-------------------|------------------------|-------------|---------------------------------|-------------|----------------------------------|-------------|---------------------------------|-------------|---------------------------------|-------------|-----|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| f _{clock} | Clock Frequency | | | | | | | | 150 | | 250 | | 350 |
| t _w | Pulse duration | LE high | | | | | 3.3 | | 2.0 | | 1.5 | | MHz |
| | | CLK high or low | | | | | 3.3 | | 2.0 | | 1.5 | | |
| t _{su} | Setup time | Data before CLK↑ | 3.5 | | 2.5 | | 2.0 | | 1.9 | | 1.5 | | ns |
| | | Data before LE↓ | CLK high | 1.2 | | 1.2 | | 1.2 | | 1.2 | | 1.4 | |
| | | ↓ | CLK low | 1.0 | | 1.0 | | 1.1 | | 1.1 | | 0.9 | |
| | | CLKEN before CLK↑ | | 3.0 | | 2.0 | | 1.5 | | 1.5 | | 1.2 | |
| t _h | Hold time | Data after CLK↑ | | 0 | | 0 | | 0.1 | | 0.5 | | 0.6 | |
| | | Data after LE↓ | CLK high | 1.2 | | 1.2 | | 1.2 | | 1.2 | | 1.2 | |
| | | CLK low | | 2.3 | | 1.7 | | 1.7 | | 1.7 | | 1.5 | |
| | | CLKEN after CLK↑ | | 0 | | 0 | | 0.4 | | 0.4 | | 0.4 | |

Switching Characteristics

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)


| Parameter | From (Input) | To (Output) | V _{CC} = 1.2V | | V _{CC} = 1.5V ±0.1V | | V _{CC} = 1.8V ±0.15V | | V _{CC} = 2.5V ±0.2V | | V _{CC} = 3.3V ±0.3V | | |
|------------------|-------------------------|------------------------|------------------------|-------------|---------------------------------|-------------|----------------------------------|-------------|---------------------------------|-------------|---------------------------------|-------------|-----|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| f _{max} | | | | | | | 150 | | 250 | | 350 | | MHz |
| t _{pd} | A or B | B or A | 4.5 | | 4.0 | | 3.5 | | 3.0 | | 2.5 | | ns |
| | LEAB or LEBA | | 5.0 | | 4.5 | | 4.0 | | 3.5 | | 3.0 | | |
| | CLKAB or CLKBA | | 5.5 | | 4.5 | | 4.0 | | 3.5 | | 3.0 | | |
| t _{en} | OEAB or | A or B | 4.5 | | 4.0 | | 4.0 | | 3.5 | | 3.0 | | |
| t _{dis} | OEBA | | 5.5 | | 4.0 | | 4.0 | | 3.0 | | 3.0 | | |

Operating Characteristics, T_A=25°C


| Parameters | | | Test Conditions | V _{CC} = 1.8V ±0.15V | | V _{CC} = 2.5V ±0.2V | | V _{CC} = 3.3V ±0.3V | |
|---|------------------|-------------------------------------|----------------------------|----------------------------------|----------------|---------------------------------|----------------|---------------------------------|----|
| | | | | Typical | Typical | Typical | Typical | Typical | |
| C _{pd} Power Dissipation Capacitance | Outputs Enabled | C _L = 0pF, f = 10 MHz | 22 | | 26 | | 30 | | pF |
| | Outputs Disabled | | 5 | | 6 | | 8 | | |

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 1.2V$ and $1.5V \pm 0.1V$




Load Circuit




Voltage Waveforms
Setup and Hold Times


| Test | S1 |
|-------------------|-------------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | $2 \times V_{CC}$ |
| t_{PHZ}/t_{PZH} | GND |



Voltage Waveforms
Pulse Duration



Voltage Waveforms
Propagation Delay Times



Voltage Waveforms
Enable and Disable Times


Figure 1. Load Circuit and Voltage Waveforms

Notes:


- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\Omega$, $t_R \leq 2.0$ ns, $t_f \leq 2.0$ ns.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis}
- t_{PZL} and t_{PZH} are the same as t_{en}
- t_{PLH} and t_{PHL} are the same as t_{pd}

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 1.8V \pm 0.15V$




Load Circuit




**Voltage Waveforms
Setup and Hold Times**


| Test | S1 |
|-------------------|-------------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | $2 \times V_{CC}$ |
| t_{PHZ}/t_{PZH} | GND |



**Voltage Waveforms
Pulse Duration**



**Voltage Waveforms
Propagation Delay Times**



**Voltage Waveforms
Enable and Disable Times**


Figure 2. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\Omega$, $t_R \leq 2.0$ ns, $t_f \leq 2.0$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}

PARAMETER MEASUREMENT INFORMATION


$V_{CC} = 2.5V \pm 0.2V$



Load Circuit




Voltage Waveforms
Setup and Hold Times




Voltage Waveforms
Propagation Delay Times

| Test | S1 |
|-------------------|-------------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | $2 \times V_{CC}$ |
| t_{PHZ}/t_{PZH} | GND |



Voltage Waveforms
Pulse Duration




Voltage Waveforms
Enable and Disable Times

Figure 3. Load Circuit and Voltage Waveforms


Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\Omega$, $t_R \leq 2.0\text{ns}$, $t_f \leq 2.0\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}

PARAMETER MEASUREMENT INFORMATION
V_{CC} = 3.3V ±0.3V




Load Circuit




**Voltage Waveforms
Setup and Hold Times**


| Test | S1 |
|------------------------------------|---------------------|
| t _{pd} | Open |
| t _{PLZ} /t _{PZL} | 2 x V _{CC} |
| t _{PHZ} /t _{PZH} | GND |



**Voltage Waveforms
Pulse Duration**



**Voltage Waveforms
Propagation Delay Times**




**Voltage Waveforms
Enable and Disable Times**

Figure 4. Load Circuit and Voltage Waveforms


Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50Ω, t_R ≤ 2.0ns, t_F ≤ 2.0ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}

56-pin TSSOP (A) Package



56-pin TVSOP (K) Package



Ordering Information

| Ordering Data | Description |
|----------------|------------------------------------|
| PI74AVC+16601A | 56-pin, 240-mil wide plastic TSSOP |
| PI74AVC+16601K | 56-pin, 173-mil wide plastic TVSOP |