




Preliminary information

Features

- Organization: 2,097,152 words × 8 bits
- High speed
 - 50/60/70 ns $\overline{\text{RAS}}$ access time
 - 25/30/35 ns column address access time
 - 12/15/18 ns $\overline{\text{CAS}}$ access time
- Low power consumption
 - Active: 1.0725 W max (4C2M8E0-50)
 - Standby: 5.5 mW max, CMOS I/O
- Extended data out (EDO mode)
 - 2048 refresh cycles, 32 ms refresh interval
 - RAS-only or CAS-before-RAS refresh
- Read-modify-write
- TTL-compatible, three-state I/O
- JEDEC standard package and pinout
 - 400 mil, 28-pin SOJ
- 5V power supply (4C2M8E0)
- 3.3V power supply (41C2M8E0)
- Latch-up current ≥ 200 mA
- ESD protection ≥ 2000 volts

Pin arrangement



Pin designation

Pin(s)	Description
A0 to A10	Address inputs
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
I/O0 to I/O7	Input/output
$\overline{\text{OE}}$	Output enable
$\overline{\text{WE}}$	Write enable
V _{CC}	Power
GND	Ground

DRAM

Selection guide

	Symbol	4C2M8E0-50	4C2M8E0-60	4C2M8E0-70	Unit
Maximum $\overline{\text{RAS}}$ access time	t_{RAC}		60	70	ns
Maximum column address access time	t_{AA}		30	35	ns
Maximum $\overline{\text{CAS}}$ access time	t_{CAC}		15	18	ns
Maximum output enable ($\overline{\text{OE}}$) access time	t_{OEA}		15	18	ns
Minimum read or write cycle time	t_{RC}		110	130	ns
Minimum EDO mode cycle time	t_{HPC}		25	30	ns
Maximum operating current	I_{CC1}		180	165	mA
Maximum CMOS standby current	I_{CC5}		1.0	1.0	mA

Shaded areas contain advance information



Functional description

The AS4C2M8E0 and AS4LC2M8E0 are high performance 16-megabit CMOS Dynamic Random Access Memories (DRAM) organized as 2,097,152 words × 8 bits. These products are fabricated using advanced CMOS technology and innovative design techniques resulting in high speed, extremely low power and wide operating margins at component and system levels. The Alliance 16Mb DRAM family is optimized for use as main memory in PC, workstation, router and switch applications.

The AS4C2M8E0 features a high speed page mode operation where read and write operations within a single row (or page) can be executed at very high speed (12 ns from $\overline{\text{CAS}}$ or 30 ns from address) by toggling column addresses within that row. Row and column addresses are alternately latched into input buffers using the falling edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ inputs respectively. Also, $\overline{\text{RAS}}$ is used to make the column address latch transparent, enabling application of column addresses prior to $\overline{\text{CAS}}$ assertion.


Extended data out (EDO) read mode enables 60MHz operation using 60ns devices. In contrast to 'fast page mode' devices, data remains active on outputs after $\overline{\text{CAS}}$ is de-asserted high, giving system logic more time to latch the data. $\overline{\text{OE}}$ and $\overline{\text{WE}}$ are used to control output impedance and prevent bus contention during read-modify-write and shared bus applications. Outputs also go to high impedance at the last occurrence of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ going high.

Refresh on the 2048 address combinations of A0 to A10 must be performed every 32 ms using:

- **$\overline{\text{RAS}}$ -only refresh** $\overline{\text{RAS}}$ is asserted while $\overline{\text{CAS}}$ is held high. Each of the 2048 rows must be strobed. Outputs remain high impedance.
- **Hidden refresh:** $\overline{\text{CAS}}$ is held low while $\overline{\text{RAS}}$ is toggled. Refresh address is generated internally. Outputs remain low impedance with previous valid data.
- **$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh (CBR):** At least one $\overline{\text{CAS}}$ is asserted prior to $\overline{\text{RAS}}$. Refresh address is generated internally. Outputs are high-impedance ($\overline{\text{OE}}$ and $\overline{\text{WE}}$ are don't care)
- Normal read or write cycles refresh the row being accessed.

The AS4C2M8E0 and AS4LC2M8E0 are available in the standard 28-pin plastic SOJ package. The 4C2M8E0 device operates with a single power supply of $5\text{V} \pm 0.5\text{V}$ and the 4LC2M8E0 operates at $3.3\text{V} \pm 0.3\text{V}$. Both provide TTL compatible inputs and outputs.

Logic block diagram



Recommended operating conditions

Parameter		Symbol	Min	Nominal	Max	Unit
Supply voltage	4C2M8E0	V_{CC}	4.5	5.0	5.5	V
	4LC2M8E0	V_{CC}	3.0	3.3	3.6	V
		GND	0.0	0.0	0.0	V
Input voltage	4C2M8E0	V_{IH}	2.4	—	V_{CC}	V
	4LC2M8E0	V_{IH}	2.0	—	V_{CC}	V
		V_{IL}	-0.5 [†]	—	0.8	V
Ambient operating temperature		T_A	0	—	70	°C

[†] V_{IL} min -3.0V for pulse widths less than 5 ns

Recommended operating conditions apply throughout this document unless otherwise specified.



Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage	V_{in}	-1.0	+7.0	V
Input voltage (I/Os)	$V_{I/O}$	-1.0	$V_{CC} + 0.5$	V
Power supply voltage	V_{CC}	-1.0	+7.0	V
Storage temperature (plastic)	T_{STG}	-55	+150	°C
Soldering temperature × time	T_{SOLDER}	–	260×10	°C × sec
Power dissipation	P_D	–	1	W
Short circuit output current	I_{out}	–	50	mA
Latch-up current		200	–	mA

DC electrical characteristics

Parameter	Symbol	Test conditions	-50		-60		-70		Unit	Notes
			Min	Max	Min	Max	Min	Max		
Input leakage current	I_{IL}	$0V \leq V_{in} \leq +5.5V$, Unused pins = 0V	-10	+10	-10	+10	-10	+10	µA	
Output leakage current	I_{OZ}	D_{OUT} disabled, $0V \leq V_{out} \leq +5.5V$	-10	+10	-10	+10	-10	+10	µA	
Operating power supply current	I_{CC1}	\overline{RAS} , \overline{CAS} , Address cycling; $t_{RC} = \text{min}$	–	120	–	110	–	110	mA	1, 2
TTL standby power supply current	I_{CC2}	$\overline{RAS} = \overline{CAS} \geq V_{IH}$	–	2.0	–	2.0	–	2.0	mA	
Average power supply current, RAS refresh mode or CBR	I_{CC3}	\overline{RAS} cycling, $\overline{CAS} \geq V_{IH}$, $t_{RC} = \text{min}$ of \overline{RAS} low after \overline{CAS} low.	–	120	–	110	–	110	mA	1
Fast page mode average power supply current	I_{CC4}	$\overline{RAS} = \overline{CAS} = V_{IL}$, Address cycling; $t_{SC} = \text{min}$	–	70	–	60	–	60	mA	1, 2
CMOS standby power supply current	I_{CC5}	$\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$	–	1.0	–	1.0	–	1.0	mA	
Self ref. power supply current	I_{CC6}	\overline{RAS} , $\overline{CAS} < 0.2V$, measured after min. T_{RASS}	–	200	–	200	–	200	µA	1
Output voltage	V_{OH}	$I_{OUT} = -5.0\text{ mA (5V)}, -2.0\text{ mA (3.3 V)}$	2.4	–	2.4	–	2.4	–	V	
	V_{OL}	$I_{OUT} = +2\text{ mA (5V)}, -2.0\text{ mA (3.3 V)}$	–	0.4	–	0.4	–	0.4	V	

Shaded areas contain advance information

DRAM

AC parameters common to all waveforms

Symbol	Parameter	-50		-60		-70		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{RC}	Random read or write cycle time	110	–	130	–	130	–	ns	
t_{RP}	\overline{RAS} precharge time	40	–	50	–	50	–	ns	
t_{RAS}	\overline{RAS} pulse width	60	10K	70	10K	70	10K	ns	



Symbol	Parameter	-50		-60		-70		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{CAS}	\overline{CAS} pulse width	15	–	18	–	ns			
t_{RCD}	\overline{RAS} to \overline{CAS} delay time	15	45	20	52	ns	6		
t_{RAD}	\overline{RAS} to column address delay time	15	30	15	35	ns	7		
t_{RSH}	\overline{CAS} to \overline{RAS} hold time	15	–	18	–	ns			
t_{CSH}	\overline{RAS} to \overline{CAS} hold time	60	–	70	–	ns			
t_{CRP}	\overline{CAS} to \overline{RAS} precharge time	5	–	5	–	ns			
t_{ASR}	Row address setup time	0	–	0	–	ns			
t_{RAH}	Row address hold time	10	–	10	–	ns			
t_T	Transition time (rise and fall)	2	50	2	50	ns	4,5		
t_{REF}	Refresh period	–	32	–	32	ms	3		
t_{CLZ}	\overline{CAS} to output in Low Z	0	–	0	–	ns	8		

Read cycle

Symbol	Parameter	-50		-60		-70		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{RAC}	Access time from \overline{RAS}	–	60	–	70	ns	6		
t_{CAC}	Access time from \overline{CAS}	–	15	–	18	ns	6,13		
t_{AA}	Access time from address	–	30	–	35	ns	7,13		
t_{AR}	Column add hold from \overline{RAS}	45	–	55	–	ns			
t_{RCS}	Read command setup time	0	–	0	–	ns			
t_{RCH}	Read command hold time to \overline{CAS}	0	–	0	–	ns	9		
t_{RRH}	Read command hold time to \overline{RAS}	0	–	0	–	ns	9		
t_{RAL}	Column address to \overline{RAS} lead time	30	–	35	–	ns			
t_{OFF}	Output buffer turn-off time	0	15	0	18	ns	8,10		



Write cycle

Symbol	Parameter	-50		-60		-70		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{ASC}	Column address setup time	0	-	0	-	ns			
t_{CAH}	Column address hold time	10	-	15	-	ns			
t_{AWR}	Column address hold time to \overline{RAS}	45	-	55	-	ns			
t_{WCS}	Write command setup time	0	-	0	-	ns	11		
t_{WCH}	Write command hold time	10	-	15	-	ns	11		
t_{WCR}	Write command hold time to \overline{RAS}	45	-	55	-	ns			
t_{WCP}	Write command pulse width	10	-	15	-	ns			
t_{RWL}	Write command to \overline{RAS} lead time	15	-	18	-	ns			
t_{CWL}	Write command to \overline{CAS} lead time	15	-	18	-	ns			
t_{DS}	Data-in setup time	0	-	0	-	ns	12		
t_{DH}	Data-in hold time	10	-	15	-	ns	12		
t_{DHR}	Data-in hold time to \overline{RAS}	45	-	55	-	ns			

Read-modify-write cycle

Symbol	Parameter	-50		-60		-70		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{RWC}	Read-write cycle time	155	-	181	-	ns			
t_{RWD}	\overline{RAS} to \overline{WE} delay time	85	-	98	-	ns	11		
t_{CWD}	\overline{CAS} to \overline{WE} delay time	40	-	46	-	ns	11		
t_{AWD}	Column address to \overline{WE} delay time	55	-	63	-	ns	11		
t_{CP}	\overline{CAS} precharge time	10	-	10	-	ns			

Refresh cycle

Symbol	Parameter	-50		-60		-70		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{CSR}	\overline{CAS} setup time (\overline{CAS} -before- \overline{RAS})	5	-	5	-	ns	3		
t_{CHR}	\overline{CAS} hold time (\overline{CAS} -before- \overline{RAS})	10	-	10	-	ns	3		
t_{RPC}	\overline{RAS} precharge to \overline{CAS} hold time	0	-	0	-	ns			
t_{CPT}	\overline{CAS} precharge time (CBR counter test)	10	-	10	-	ns			

DRAM



Output enable

Symbol	Parameter	-50		-60		-70		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{ROH}	\overline{RAS} hold time referenced to \overline{OE}	10	–	10	–	ns			
t_{OEA}	\overline{OE} access time	–	15	–	18	ns			
t_{OED}	\overline{OE} to data delay	15	–	18	–	ns			
t_{OEZ}	Output buffer turnoff delay from \overline{OE}	3	15	3	18	ns	8		
t_{OEH}	\overline{OE} command hold time	15	–	18	–	ns			

Self-refresh cycle

Symbol	Parameter	-50		-60		-70		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{RASS}	\overline{RAS} Pulse Width (CBR Self Refresh)	100K	–	100K	–	ns			
t_{RPS}	\overline{RAS} Precharge Time (CBR Self Refresh)	100	–	120	–	ns			
t_{CHD}	\overline{CAS} Hold Time (CBR Self Refresh)	15	–	15	–	ns			

Extended data out (EDO) mode cycle

Symbol	Parameter	-50		-60		-70		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t_{CPA}	Access time from \overline{CAS} precharge	–	28	–	32	ns	13		
t_{HPC}	Hyper page mode cycle time	–	25	–	30	ns	13		
t_{HPRWC}	Hyper page read-modify-write cycle	56	–	71	–	ns	13		
t_{DOH}	Previous data hold time from \overline{CAS}	5	–	5	–	ns	13		
t_{REZ}	Output buffer turn off delay from \overline{RAS}	3	15	3	18	ns	13		
t_{CEZ}	Output buffer turn off delay from \overline{CAS}	3	15	3	18	ns	13		
t_{WEZ}	Output buffer turn off delay from \overline{WE}	3	15	3	18	ns	13		
t_{WPZ}	\overline{WE} pulse width to turn off output buffer	3	–	3	–	ns	13		
t_{OPZ}	\overline{OE} pulse width to turn off output buffer	3	–	3	–	ns	13		



Notes

- 1 I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC6} are dependent on frequency
- 2 I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 3 An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ initialization cycles instead of 8 $\overline{\text{RAS}}$ cycles are required. 8 initialization cycles are required after extended periods of bias without clocks (greater than 8 ms).
- 4 AC Characteristics assume $t_f = 5$ ns. All AC parameters are measured with a load equivalent to two TTL loads and 100 pF, $V_L(\text{min}) \geq \text{GND}$ and $V_{IH}(\text{max}) \leq V_{CC}$.
- 5 $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 6 Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAU} .
- 7 Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
- 8 Assumes three state test load (5 pF and a 380 Ω Thevenin equivalent)
- 9 Either t_{RCH} or t_{REH} must be satisfied for a read cycle
- 10 $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels. t_{OFF} is referenced from rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs last.
- 11 t_{WCS} , t_{WCH} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the datasheet as electrical characteristics only. If $t_{\text{WS}} \geq t_{\text{WS}}(\text{min})$ and $t_{\text{WH}} \geq t_{\text{WH}}(\text{min})$, the cycle is an early write cycle and data out pins will remain open circuit, high impedance, throughout the cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate.
- 12 These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in read-write cycles
- 13 Access time is determined by the longest of t_{CAA} or t_{CAC} or t_{CPA}
- 14 $t_{\text{ASC}} \geq t_{\text{CF}}$ to achieve $t_{\text{PC}}(\text{min})$ and $t_{\text{CPA}}(\text{max})$ values.
- 15 These parameters are sampled and not 100% tested.
- 16 These characteristics apply to AS4C2M8E0 5V devices.

AC test conditions

- Access times are measured with output reference levels of $V_{\text{OH}} = 2.4\text{V}$ and $V_{\text{OL}} = 0.4\text{V}$
- Input rise and fall times: 5 ns




Figure A: Input waveform




Figure B: Equivalent output load

*including scope and jig capacitance

Key to switching waveforms



Rising input



Falling input




Undefined output/don't care


DRAM



Read waveform



Early write waveform




DRAM




Write waveform

\overline{OE} controlled




Read-modify-write waveform




DRAM



Hidden refresh waveform (read)




Hidden refresh waveform (write)



DRAM




CAS before RAS refresh counter test waveform



DRAM

Self refresh waveform

A0-A10: \overline{OE} = don't care




† Once $t_{RASS}(\text{MIN})$ is met and \overline{RAS} remains LOW, the DRAM enters self refresh mode

‡ Once t_{RPS} is satisfied, a complete burst of all rows should be executed.




Typical DC and AC characteristics


Normalized access time t_{RAC}
vs. supply voltage V_{CC}




Normalized access time t_{RAC}
vs. ambient temperature T_a




Typical access time t_{RAC}
vs. load capacitance C_L




Typical supply current I_{CC1}
vs. supply voltage V_{CC}




Typical supply current I_{CC1}
vs. ambient temperature T_a




Typical power-on current I_{PO}
vs. cycle rate $1/t_{RC}$




Typical refresh current I_{CC3}
vs. supply voltage V_{CC}








Typical refresh current I_{CC3}
vs. Ambient temperature T_a



Typical TTL stand-by current I_{CC2}
vs. supply voltage V_{CC}



DRAM



DRAM

Capacitance ¹⁵

$f = 1 \text{ MHz}$, $T_a = \text{Room temperature}$

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C_{IN1}	A0 to A10	$V_{in} = 0V$	5	pF
	C_{IN2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	$V_{in} = 0V$	7	pF
I/O capacitance	$C_{I/O}$	I/O0 to I/O7	$V_{in} = V_{out} = 0V$	7	pF

AS4C2M8E0
AS4LC2M8E0

Preliminary information



AS4C2M8E0 ordering information

Package \ RAS access time	50 ns	60 ns	70 ns
Plastic SOJ, 400 mil, 28-pin	5V		AS4C2M8E0-60JC
	3.3V	-	AS4LC2M8E0-60JC
			AS4LC2M8E0-70JC

Shaded areas contain advance information.

AS4C2M8E0 part numbering system

AS4	X	2M8E0	-XX	X	C
DRAM prefix	C = 5V CMOS LC = 3.3V CMOS	Device number	RAS access time	Package: J = 28-pin SOJ 400 mil	Commercial temperature range, 0°C to 70 °C

DRAM