FLASH AND CellularRAM[™] **COMBO MEMORY**

MT28C128516W18/W30D (ADVANCE^{‡‡}) MT28C128532W18/W30D MT28C128564W18/W30D

Low Voltage, Wireless Temperature

Features

Stacked die Combo package

- Includes two 64Mb Flash devices
- Choice of either 16Mb, 32Mb, or 64Mb CellularRAM™ device

Basic configuration

Flash

- Flexible multibank architecture
- 4 Meg x 16 configuration
- Async/Page/Burst interface
- Support for true concurrent operations with no

CellularRAM

- · Low-power, high-density design
- 1 Meg x 16, 2 Meg x 16, or 4 Meg x 16 configurations
- Async/Page interface

F_VCC, VCCQ, F_VPP, C_VCC voltages

- 1.70V (MIN)/1.95V (MAX) F_VCC, C_VCC
- 1.70V (MIN)/2.24V (MAX) VCCQ (W18)
- 2.20V (MIN)/3.30V (MAX) VCcQ (W30)
- 1.80V (TYP) F_VPP (in-system PROGRAM/ERASE)
- 12V ±5% (HV) F_VPP tolerant (factory programming compatibility)

Fast programming Algorithm (FPA)

Enhanced suspend options

- ERASE-SUSPEND-to-READ within same bank
- PROGRAM-SUSPEND-to-READ within same bank
- ERASE-SUSPEND-to-PROGRAM within same bank

Each Flash contains two 64-bit chip protection registers for security purposes

100,000 ERASE cycles per block

Cross-compatible command set support

- · Extended command set
- Common Flash interface (CFI) compliant

Manufacturer's Identification Code (ManID)

Micron[®]

 $Intel^{\hbox{\scriptsize \mathbb{R}}}$

**MT28C128516W18/W30D is advance status.


Options

- Flash Timing
 60ns (W18)¹
 - 70ns (W18/W30)

Flash Burst Frequency

- 66 MHz¹ (W18)
- 54 MHz (W18/W30)

Figure 1: 77-Ball FBGA



NOTE:

Balls B6, D5, and F7 are only used for Flash burst operation.

Flash Boot Block Configuration

- Top/Top
- Top/Bottom
- Bottom/Top
- Bottom/Bottom

CellularRAM Timing

- 70ns
- 85ns

I/O Voltage Range

- VccQ 1.70V-2.24V (W18)
 VccQ 2.20V-3.30V (W30)

Manufacturer's Identification Code (ManID)

- Micron (0x2Ch)
- Intel (0x89h)

Operating Temperature Range

• Wireless Temperature (-25°C to +85°C) **Package**

- 77-ball FBGA (Standard) 8 x 10 grid
- 77-ball FBGA (Lead-free) 8 x 10 grid²

NOTE: 1. Contact factory for availability.

2. Contact factory for details.



Table of Contents

Features	1
Options	1
Device General Description	
Flash General Description	5
Flash Configurations	
CellularRAM General Description	
Part Numbering Information	
Valid Part Number Combinations	
Device Marking	
Boot Configurations	10
MultiChip Packaging Considerations	
Jnique IDs, State Machines, and Registers	
Command Codes	
READ Operation	10
Flash Reset	
NAIT Ball Operation	
Power Consumption	
Electrical Specifications	
Data Sheet Designation	
Revision History	



List of Figures

Figure 1:	77-Ball FBGA]
Figure 2:	Flash Memory Map Block Diagram Part Number Chart	6
Figure 3:	Block Diagram	7
Figure 4:	Part Number Chart	8
Figure 5:	77-Ball FBGA	.14



List of Tables

Table 1:	Ball Descriptions	
Table 2:	Possible Boot Configurations for Flash Die	
Table 3:	Truth Table	
Table 4:	Absolute Maximum Ratings	
Table 5:	Recommended Operating Conditions	
Table 6:	Capacitance	
Table 7:	DC Characteristics	
Table 8:	CFI	
Table 9	References	14



Device General Description

The MT28C128516W18/W30D, MT28C128532W18/W30D and MT28C128564W18/W30D combination Flash and CellularRAM devices are high-performance, high-density, memory solutions that can significantly improve system performance. This memory solution is comprised of two 64Mb Flash devices and either a 16Mb, 32Mb, or 64Mb CellularRAM device.

It is important to note that the specifications contained in this document supersede the specifications listed in the referenced individual Flash and Cellular-RAM data sheets.

For all asynchronous/page Flash devices, the Burst mode specifications in the referenced Flash discrete data sheet should be ignored, as they do not pertain to asynchronous/page mode operation.

Flash General Description

The Flash architecture features a multipartition configuration that supports READ-while-PROGRAM/ ERASE operations with no latency. A 4Mb partition size enables optimal design flexibility.

Two Flash devices are stacked to achieve the 128Mb density. Each Flash die has a dedicated CE# and OE# control, enabling each Flash to be independently selectable.

The stacked Flash devices enable soft protection for blocks, as read only, by configuring soft protection registers with dedicated command sequences. For security purposes, two user-programmable 64-bit chip protection registers are provided for each Flash device.

The embedded WORD PROGRAM and BLOCK ERASE functions are fully automated by an on-chip write state machine (WSM). An on-chip device status register can be used to monitor the WSM status and determine the progress of the PROGRAM/ERASE tasks.

Each Flash device has a read configuration register (RCR) that defines how the Flash interacts with the memory bus. For device specifications and additional documentation concerning Flash, please refer to the MT28F644W18/W30 data sheet at www.micron.com/flash.

Flash Configurations

Each Flash memory implements a multibank architecture (16 banks of 4Mb each) to allow concurrent operations. Any address within a block address range selects that block for the required READ, PROGRAM, or ERASE operation.

Each Flash memory features eight 4K-word sectors (8 x 65,536 bits), designated as parameter blocks, and the remaining part is organized in main blocks of 32K words each (524,288 bits). The parameter blocks are addressed either by the low order addresses (bottom boot) or by the higher order addresses (top boot).

The two Flash devices can be supplied with any combination of top or bottom boot (e.g., top/top, bottom/bottom, top/bottom, or bottom/top). Please see Figures 2 and 3 for more information.

CellularRAM General Description

The CellularRAM architecture features high-speed CMOS, dynamic random-access memories developed for low-power portable applications The CellularRAM device is available in either 16Mb, 32Mb, or 64Mb densities.


To operate seamlessly on a burst Flash bus, Cellular-RAM products have incorporated a transparent self-refresh mechanism. The hidden refresh requires no additional support from the system memory controller and has no significant impact on device read/write performance.

The configuration register (CR) is used to control how refresh is performed on the CellularRAM array. These registers are automatically loaded with default settings during power-up and can be updated any time during normal operation. Special attention has been focused on standby current consumption during self-refresh.

CellularRAM products include three system-accessible mechanisms used to minimize standby current. Partial array refresh (PAR) limits refresh to the portion of the memory array being used. Temperature compensated refresh (TCR) is used to adjust the refresh rate according to the ambient temperature. The refresh rate can be decreased at lower temperatures to minimize current consumption during standby. Deep power down (DPD) halts the refresh operation altogether and is used when no vital information is stored in the device. These three refresh mechanisms are adjusted through the configuration register (CR).

For device specifications and additional documentation concerning CellularRAM, please refer to the MT45W1MW16PAFA, MT45W2MW16PFA, MT45W1ML16PFA, MT45W2ML16PFA MT45W4MW16PFA, and M45W4ML16PFA Cellular-RAM data sheets at www.micron.com/cellularram.

Figure 2: Flash Memory Map



NOTE:

Figure 2 shows a TB (top/bottom) dual Flash configuration.

FLASH #2 F_OE2# · Bank 31 F_CE2# F_WE# 4,096K x 16 F_CLK¹ F_WP# Bank 16 F_RST# F_Vcc F_Vss F_ADV#1-F_VPP FLASH #1 F_CE1# -Bank 15 DQ0-DQ15 F_OE1# -4,096K x 16 F_WAIT#¹ A0-A21 VccQ VssQ Bank 0 CellularRAM 1,024K x 16 C_CE# C_UB# 2,048K x 16 C_ZZ# C_LB# 4,096K x 16 C_Vss C_OE# C_WE# C_Vcc

Figure 3: Block Diagram


NOTE:

1. For Flash burst operation only.

Part Numbering Information

Micron's combination memory devices are available with several different combinations of features (see Figure 4).

Figure 4: Part Number Chart



NOTE:

- 1. The first character in this field refers to Flash die #2. The second character in this field refers to Flash die #1.
- 2. Contact factory for availabilty.
- 3. Contact factory for details.
- 4. Burst mode specifications in the referenced Flash discrete data sheet are not guaranteed.

Valid Part Number Combinations

After building the part number from the part number chart above, please go to Micron's Part Marking Decoder Web site at www.micron.com/decoder to verify that the part number is offered and valid. If the device required is not on this list, please contact the factory.

Device Marking

Due to the size of the package, the Micron standard part number is not printed on the top of each device. Instead, an abbreviated device mark comprised of a five-digit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at www.micron.com/decoder. To view the location of the abbreviated mark on the device, please refer to customer service note CSN-11, "Product Mark/ Label," at www.micron.com/csn.

Table 1: Ball Descriptions

77-BALL FBGA NUMBERS	SYMBOL	TYPE	DESCRIPTIONS
F1, E1, D1, C1, A1,	A0-A21	Input	Addresses:
B1, E2, D2, E6, C7,			Flash: A0–A21 (2 x 64Mb).
D7, A8, B8, C8, E7, D8, E8, C2, A2, A3,			CellularRAM: A0–A19 (16Mb).
D6, E6, C2, A2, A3, D6, A7			CellularRAM: A0–A19 (16Mb).
23,711			CellularRAM: A0–A21 (64Mb).
J1	F_CE1#	Input	Flash Chip Enable #1.
F8	F_CE2#	Input	Flash Chip Enable #2.
H2	F_OE1#	Input	Flash Output Enable #1.
G8	F_OE2#	Input	Flash Output Enable #2.
E5	F_WE#	Input	Flash Write Enable.
D5	F_ADV#	Input	Flash Address Valid (burst operation only) ¹ .
B6	F_CLK	Input	Flash Clock (burst operation only) ² .
E4	F_RST#	Input	Flash Reset.
D4	F_WP#	Input	Flash Write Protect.
B2	C_LB#	Input	CellularRAM Lower Byte Control.
E3	C_UB#	Input	CellularRAM Upper Byte Control.
C5	C_WE#	Input	CellularRAM Write Enable.
G1	C_OE#	Input	CellularRAM Output Enable.
C6	C_CE#	Input	CellularRAM Chip Enable.
J8	C_ZZ#	Input	CellularRAM Deep Sleep Mode and Configuration Mode.
G2, G3, F3, G4, H5,	DQ0-DQ15	I/O	Flash/CellularRAM Data Input/Output.
F5, H6, G7, F2, H3,			
F4, H4, G5, F6, G6, H7			
F7	F_WAIT#	Output	Flash WAIT# (burst operation only) ³ . See "WAIT Ball Operation" on page 10.
K7	F_Vss	Supply	Flash Core Ground.
C4	F_VPP	Supply	Flash VPP.
A5, A6, J6, K4,	F_Vcc	Supply	Flash Core Power Supply.
A4, B4, K1, K5, K8	C_Vss	Supply	CellularRAM Core Ground.
J5	C_Vcc	Supply	CellularRAM Core Power Supply.
H8, J7, K3,	VccQ	Supply	Flash/CellularRAM I/O Supply.
K2, K6	VssQ	Supply	Flash/CellularRAM I/O Ground.
B5, H1, J2, J3, J4	NC	-	No Connect. Not internally connected to the die.
B7	RFU	_	Reserved for Future Use (A22).
B3, C3, D3	_	_	Ball not Mounted. Reserved for Future Use (A23, A24, A25).

NOTE:

- 1. Tie this ball to Vss for Flash asynchronous/page non-latched operation. For latched operation, please refer to the Flash discrete data sheet.
- 2. Tie this ball to Vss or Vcc for Flash asynchronous/page operation.
- 3. Do not use (DNU) for Flash asynchronous/page operation.

Boot Configurations

The possible configurations for Flash die are shown in Table 2 below. This table shows the possible configurations of the two Flash devices for either top boot or bottom boot: F_CE1# and F_CE2# indicate to which Flash die the configuration is referred.

Table 2: Possible Boot Configurations for Flash Die

CONFIGURATION	F_CE2#	F_CE1#	ORDER CODE
Top/Top	Тор	Тор	TT
Top/Bottom	Тор	Bottom	ТВ
Bottom/Top	Bottom	Тор	ВТ
Bottom/Bottom	Bottom	Bottom	BB

MultiChip Packaging Considerations

Multichip packaging presents unique challenges when controlling complex memory devices.

The MT28C128516W18/W30, MT28C128532W18/W30D and MT28C128564W18/W30D devices combine two Micron Flash devices with a single Cellular-RAM device.

Unique IDs, State Machines, and Registers

Each Flash device has a separate command state machine (CSM) and status register (SR) and read configuration register (RCR). The read configuration register (RCR) settings are separate and can be different for the upper and lower device. Each Flash device has its own OTP, CFI, and device code. Depending on the boot configuration of each Flash device, the OTP, CFI, and device code information may differ.

Both Flash devices will share the same ManID, either Micron (0x2Ch) or Intel (0x89h), which is defined by the part number.

The CellularRAM has a configuration register (CR) that defines how the device performs self refresh.

Command Codes

All Flash command codes are independent within each device. Care must be taken when crossing the array boundary between the upper and lower Flash and the CellularRAM to ensure that only one device is enabled at one time.

In a two-cycle command sequence such as word program (0x40/data), it is required that both commands be issued to the same device.

It is not recommended that simultaneous READ, simultaneous WRITE, or simultaneous ERASE operations occur on both Flash devices.

READ Operation

All READ operations are limited to the address boundaries of each device. A new READ operation must be started when crossing a device boundary.

Flash Reset

The reset control is shared by both Flash die. Bringing F_RST# control LOW will reset both the upper and lower device.

WAIT Ball Operation

The WAIT ball polarity for both Flash devices is configured by programming bit 10 in the read configuration register (RCR). The default setting for the WAIT ball is active LOW. Both Flash devices should be configured to the same active logic level.

Power Consumption

Multiple chip packaging requires that power calculations consider the active operation of the upper and lower Flash as well as that of the CellularRAM. Total power consumed will be the sum of the currents associated with the state of each device.

Table 3: **Truth Table**

		FLASH SIGNALS							CellularRAM SIGNALS					MEMORY	OUTPUT	
	MODES	F_CE1#	F_CE2#	F_OE1#	F_OE2#	F_WE#	F_RST#	F_ADV# ²	F_WAIT# ³	C_CE#	C_ZZ#	C_OE#	C_UB/LB#	C_WE#	MEMORY BUS CONTROL	DQ0- DQ15
#	Read	L	Н	L	Х	Н	Н	L	Active ¹	Cellul	arR∆M ı	memory	must be in	High-7	Flash	Dout
#F47	Write	L	Н	Н	Χ	L	Н	Х	Asserted	Cellan	arro avr i	nemory	mast be in	g <u>-</u>	Flash	DIN
ш	Standby	Н	X	Х	Χ	Х	Н	Х	High-Z						Other	High-Z
HOVIE	Output Disable	L	х	Н	Х	Н	н	х	Active ¹	Cellula	rRAMm	emory aı	ny mode all	owable	Other	High-Z
"	Reset	Х	Х	Х	Х	Х	L	Х	High-Z						None	High-Z
#	Read	Н	L	Х	L	Н	Н	L	Active ¹	CallularDAM mamanumust ha in High 7				Hiah₋7	Flash	Dout
CE2#	Write	Н	L	Х	Н	L	Н	Х	Asserted	Cellul	CellularRAM memory must be in High-Z				Flash	DIN
ц	1 6 11	Х	Н	Х	Х	Х	Н	Х	High-Z						Other	High-Z
EI ASH	Output Disable	Х	L	Х	Н	Н	н	х	Active ¹	CellularRAM memory any mode allowable				lowable	Other	High-Z
"	Reset	Х	Х	Х	Х	Х	L	Х	High-Z						None	High-Z
>a0	Read				ilach mus	t boin ⊔	liah 7			L	Н	L	L	Н	Cellular RAM	Dout
MEMORY	Write		Flash must be in High-Z							L	Н	Н	L	L	Cellular RAM	DIN
2	Standby									Н	Н	Х	X	Х	Other	High-Z
ARRA	Output Disable	Flash any mode allowable								L	Н	Н	Х	Н	Other	High-Z
CELLIII ARRAM	Deep Sleep Mode				asir arry ir	iode dire	, and a second			Н	L	Х	Х	Х	Other	High-Z

NOTE:

- WAIT status is only valid for burst mode operation. WAIT should be ignored for all other operating modes.
 Not used in asynchronous/page non-latched operation. For latched operation, please refer to the Flash discrete data sheet.
- 3. Not used in asynchronous/page operation.

Electrical Specifications

Table 4: Absolute Maximum Ratings

Note 1

PARAMETERS/CONDITIONS	MIN	MAX	UNITS	NOTES
Operating Temperature Range	-25	+85	°C	
Storage Temperature Range	-55	+125	°C	
Soldering Cycle		+260	°C	2

NOTE:

- 1. Stresses greater than those listed in Table 4 may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. See technical note TN-00-15, "Recommended Soldering Techniques," for more information.

Table 5: Recommended Operating Conditions

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	
Vcc Supply Voltage (F_Vcc and C_Vcc)	Vcc	1.70	_	1.95	V	
I/O Supply Voltage	VccQ (W18)	1.70	_	2.24	V	
1/O Supply Voltage	VccQ (W30)	2.20	_	3.30	1	

Table 6: Capacitance

 $T_A = +25$ °C; f = 1 MHz

PARAMETER/CONDITION	SYMBOL	TYP	MAX	UNITS
Input Capacitance	CIN	13	17	pF
Output Capacitance	Соит	18	20	pF
Clock Capacitance	CCLK	22	23	pF

Table 7: DC Characteristics

It is important to note that the specifications contained in this document supersede the specifications listed in the referenced individual Flash and CellularRAM data sheets. All currents are in RMS unless otherwise noted.

		W18/	N30		
PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Vcc Standby Current with 16Mb CellularRAM device with 32Mb CellularRAM device with 64Mb CellularRAM device	Iccs		140 160 170	μΑ	4
Vcc Standby Current with CellularRAM device in deep power-down (DPD) mode with 16Mb CellularRAM device with 32Mb CellularRAM device with 64Mb CellularRAM device	ISBZZ	60 60 60		μΑ	1, 4
Vcc Program Suspend Current with 16Mb CellularRAM device with 32Mb CellularRAM device with 64Mb CellularRAM device	Iccws		140 160 170	μΑ	2, 4
Vcc Erase Suspend Current with 16Mb CellularRAM device with 32Mb CellularRAM device with 64Mb CellularRAM device	ICCES		140 160 170	μА	2, 4
Vcc Automatic Power Save Current with 16Mb CellularRAM device with 32Mb CellularRAM device with 64Mb CellularRAM device	ICCAPS		140 160 170	μА	3, 4

NOTE:


- 1. C_ZZ# ball LOW, CR4 bit in the CellularRAM configuration register set to zero. Measured at 25°C, this standby current is the sum of the Flash standby current and the CellularRAM deep-power down mode current.
- 2. Icces and Iccws values are valid when the device is deselected. Any READ operation performed while in suspend mode will have an additional current draw of suspend current.
- 3. Automatic power save (APS) mode reduces Icc to approximately Iccs levels.
- 4. Currents are measured using CellularRAM full array self-refresh. Currents may be further reduced by using the TCR or PAR features.

Table 8: CFI

It is important to note that the specifications contained in this document supersede the specifications listed in the referenced individual Flash and CellularRAM data sheets.

OFFSET	DATA	DESCRIPTION
78	16Mb: 0010	CellularRAM Density
	32Mb: 0020	
	64Mb: 0040	

Figure 5: 77-Ball FBGA



NOTE:

1. All dimensions in millimeters.

Data Sheet Designation

Production:This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur. Production designation applies to MT28C128532W18/W30D and MT28C128564W18/W30D only.

Advance: This data sheet contains initial descriptions of products still under development. Advance designation applies to MT28C128516W18/W30D only.

For additional documentation concerning Flash and CellularRAM features, functional descriptions, programming, and timing, please refer to the table below.

Table 9: References

DEVICE	PART NUMBER	LINK
Flash	MT28F644W18/W30	www.micron.com/flash
CellularRAM	MT45W1MW16PAFA, MT45W2MW16PFA, MT45W1ML16PAFA, MT45W2ML16PFA MT45W4MW16PFA, M45W4ML16PFA	www.micron.com/cellularram



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. CellularRAM is a trademark of Micron Technology, Inc., inside the U.S. and a trademark of Infineon Technologies outside the U.S. All other trademarks are the property of their respective owners.



Revision History Rev F, Production......2/04 • Removed Preliminary status/designation • Updated notes on F_CLK and F_ADV balls • Updated standby current specifications in the DC Characteristics Table • Modified the Part Numbering Chart to allow for Async/Page Flash devices • Added 16Mb CellularRAM memory • Included W30 specification · Added Intel ManID variant Updated mechanical information • Table 8 (CFI) clarification