

DOUBLE DATA RATE (DDR) SDRAM

MT46V8M16 – 2 MEGX16X4 BANKS

For the latest data sheet revisions, please refer to the Micron Website: www.micron.com/dramds

Features

- 200 MHz Clock, 400 Mb/s/p data rate
- Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture
- Internal, pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle
- Differential clock inputs (CK and CK#)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- DLL to align DQ and DQS transitions with CK
- Four internal banks for concurrent operation
- Data mask (DM) for masking write data
- Programmable burst lengths: 2, 4, or 8
- Concurrent Auto Precharge option supported
- Auto Refresh and Self Refresh Modes
- ^tRAS lockout (^tRAP = ^tRCD)
- Single CAS Latency CL=3

Options	Marking
 Configuration 	
8 Meg x 16 (4 Meg x 16 x 4 banks)	8M816
Plastic Package	
66-Pin TSOP (400 mil with 0.65mm pin	TG
pitch)	
66-Pin TSOP (400 mil with 0.65mm pin	P
pitch) Lead Free	
Timing - Cycle Time	
5ns @ CL = 3	-5G
6ns @ CL = 3	-6G
• Self Refresh	
Standard	none

General Description

The DDR SDRAM is a high-speed CMOS, dynamic random-access memory that operates at a frequency of 200 MHz (^tCK=5ns) with a peak data transfer rate of 400Mb/s/p DDR400 continues to use the 2*n*-prefetch architecture.

The standard DDR266 data sheet provides a complete description of DDR SDRAM functionality and operating modes. It provides full specifications and functionality unless specified herein. This addendum data sheet concentrates on the critical parameters and key differences required to support the enhanced DDR point to point speeds.

Table 1: Configuration

ARCHITECTURE	16 MEG X 8
Configuration	4 Meg x 8 x 4 banks
Refresh Count	4K
Row Addressing	4K (A0-A11)
Bank Addressing	4 (BA0, BA1)
Column Addressing	1K (A0-A9)

Table 2: Key Timing Parameters

SPEED GRADE	CLOCK RATE CL = 3 ¹	DATA-OUT WINDOW ²	ACCESS WINDOW	DQS-DQ SKEW
-5G	200 MHz	1.5ns	±0750ps	+500ps
-6G	166 MHz	1.9ns	±0750ps	+500ps

NOTE:


- 1. CL = CAS (Read) Latency
- 2. With a 50/50 clock duty cycle

09005aef80b2cb48
128Mbx16DDR_PTPadd.fm - Rev. A 4/04 EN

©2004 Micron Technology, Inc. All rights reserved.




Figure 1: 66-pin TSOP Package Dimension



- 0.50 ±0.10

Figure 2: 66-pin TSOP Package Pin Assignment



NOTE:

1. All dimensions in millimeters.

DETAIL A

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



Table 3: Pin Descriptions

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
45, 46	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS) is referenced to the crossings of CK and CK#.
44	CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK#, and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied and until CKE is first brought high. After CKE is brought high it becomes an SSTL_2 input only.
24	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
23, 22, 21	RAS#,CAS#, WE#	Input	Command Inputs: RAS#, CAS#, and WE# (along with CS#) define the commandbeingentered.
20, 47	DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.
26, 27	BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
29-31 32, 35, 36 37, 38, 39 40, 28, 41	A0, A1, A2 A3, A4, A5 A6, A7, A8 A9, A10, A11	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0, BA1) or all banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
2, 4, 5, 7, 8, 10, 11, 13, 54, 56, 57, 59, 60, 62, 63, 65	DQ0-15	I/O	Data Input/Output.
16, 51	LDQS/UDQS	I/O	Data Strobe: Output with read data, input with write data. DQS is edge-aligned with read data, centered in write data. It is used to capture data.
14, 17, 25, 43, 53	NC	-	No Connect: These pins should be left unconnected.
19, 50	DNU	-	Do Not Use: Must float to minimize noise on Vref
3, 9, 15, 55, 61	VDDQ	Supply	DQ Power Supply: Isolated on the die for improved noise immunity.
6, 12, 52, 58, 64 1, 18, 33	VssQ V _{DD}	Supply	DQ Ground. Isolated on the die for improved noise immunity. Power Supply.
34, 48, 66	VDD	Supply Supply	Ground.
49	VSS VREF	Supply	SSTL_2 reference voltage.
79	VKEF	Juppiy	331L_2 Telefelice voltage.



Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency should be set to 3 clocks, as shown in the CAS Latency Diagram and Mode Register Definition Diagram.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n + m.


Reserved states should not be used as unknown operation or incompatibility with future versions may result.


Table 4: CAS Latency (CL)

	ALLOWABLE OPERATING CLOCK FREQUENCY (MHz)							
SPEED	CL = 3							
-5G	133 MHz ≤ f ≤ 200MHz	_	_					
-6G	133 MHz ≤ f ≤ 166MHz	_	_					

Figure 3: Mode Register Definition Diagram

Figure 4: Example CAS Latency
Diagram with CL=3





Burst Length = 4 in the cases shown Shown with nominal t AC and nominal t DSDQ

TRANSITIONING DATA ODN'T CARE



Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

VDD Supply Voltage
Relative to Vss1V to +3.6V
VDDQ Supply Voltage
Relative to Vss1V to +3.6V
VREF and Inputs Voltage
Relative to Vss1V to +3.6V
I/O Pins Voltage
Relative to Vss0.5V to VDDQ +0.5V
Operating Temperature, T _A (ambient) 0°C to +70°C
Storage Temperature (plastic)55°C to +150°C
Power Dissipation1W
Short Circuit Output Current50mA

Table 5: DC Electrical Characteristics and Operating Conditions

 $0^{\circ}C \le T_A \le +70^{\circ}C$; Notes: 1–5, 16, Refer to DDR266 Data Sheet, for all notes except 53 below.

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage -5G	VDD	2.6	2.83	V	36, 41, 53
I/O Supply Voltage -5G	VddQ	2.6	2.83	V	36, 41, 44,53
Supply Voltage -6G	VDD	2.5	2.7	V	36, 41, 53
I/O Supply Voltage -6G	VddQ	2.5	2.7	V	36, 41, 44,53
I/O Reference Voltage	Vref	0.49 x VDDQ	0.51 x VDDQ	V	6, 44
I/O Termination Voltage (system)	VTT	Vref - 0.04	Vref + 0.04	V	7, 44
Input High (Logic 1) Voltage	Vih(DC)	VREF + 0.15	VDD + 0.3	V	28
Input Low (Logic 0) Voltage	VIL(DC)	-0.3	Vref - 0.15	V	28
INPUT LEAKAGE CURRENT Any input $0V \le VIN \le VDD$, VREF Pin $0V \le VIN \le 1.35V$ (All other pins not under test = $0V$)	lı	-2	2	μA	
OUTPUT LEAKAGE CURRENT (DQs are disabled; $0V \le VOUT \le VDDQ$)	loz	-5	5	μΑ	
OUTPUT LEVELS: Full drive option -	Іон	-16.8	-	mA	37, 39
High Current (Voυτ = VddQ - 0.373V, minimum VREF, minimum Vττ)	Іоь	-16.8	-	mA	
OUTPUT LEVELS: Reduced drive option High Current (Vout = VddQ - 0.763V, minimum VREF, minimum Vττ)	Іонг	-9	-	mA	38, 39
Low Current (Vout = 0.763V, maximum Vref, maximum Vtt)	lolr	9	-	mA	

Note 53. This is the DC voltage supplied at the DRAM and is inclusive of all noise up to 20MHz. Any noise above 20MHz at the DRAM generated from any source other than the DRAM itself may not exceed the DC voltage range.



Table 6: AC Input Operating Conditions

 $0^{\circ}C \le T_A \le +70^{\circ}C$; Notes: 1–5, 16, Refer to DDR266 Data Sheet for all notes.

PARAMETER/CONDITION	SYMBOL	MIN	МАХ	UNITS	NOTES
Input High (Logic 1) Voltage	Vih(ac)	VREF + 0.310	-	V	14, 28, 40
Input Low (Logic 0) Voltage	Vil(ac)	-	Vref - 0.310	V	14, 28, 40
I/O Reference Voltage	Vref(ac)	0.49 x VDDQ	0.51 x VddQ	V	6

Table 7: Capacitance (x16 TSOP)

Note: 13; Refer to DDR266 Data Sheet for all notes.

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Delta Input/Output Capacitance: DQ0-DQ7 (x8)	DCıo	_	0.50	pF	24
Delta Input Capacitance: Command and Address	DC ₁ 1	_	0.50	pF	29
Delta Input Capacitance: CK, CK#	DCı2	_	0.25	pF	29
Input/Output Capacitance: DQs, DQS, DM	Cio	4.0	5.0	pF	
Input Capacitance: Command and Address	C ₁ 1	2.0	3.0	pF	
Input Capacitance: CK, CK#	Cı2	2.0	3.0	pF	
Input Capacitance: CKE	Сіз	2.0	3.0	pF	



Table 8: Electrical Characteristics and Recommended AC Operating Conditions $0^{\circ}C \le T_{A} \le +70^{\circ}C$; Notes: 1-5, 14–17, 33, 46; Refer to DDR266 Data Sheet for all notes.

AC CHARACTERISTICS		-5	G	-6G			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Access window of DQs from CK/CK#	^t AC	-0.75	+0.75	-0.75	+0.75	ns	
CK high-level width	^t CH	0.45	0.55	0.45	0.55	^t CK	30
CK low-level width	^t CL	0.45	0.55	0.45	0.55	^t CK	30
Clock cycle time CL=3	^t CK	5	13	6	13	ns	45, 52
DQ and DM input hold time relative to DQS	^t DH	0.6		0.6		ns	26, 31
DQ and DM input setup time relative to DQS	^t DS	0.6		0.6		ns	26, 31
DQ and DM input pulse width (for each input)	^t DIPW	1.75		2		ns	31
Access window of DQS from CK/CK#	^t DQSCK	-0.75	+0.75	-0.75	+0.75	ns	
DQS input high pulse width	^t DQSH	0.4		0.4		^t CK	
DQS input low pulse width	^t DQSL	0.4		0.4		^t CK	
DQS-DQ skew, DQS to last DQ valid, per group, per access	^t DQSQ		0.5		0.5	ns	25, 26
Write command to first DQS latching transition	^t DQSS	0.75	1.25	0.75	1.25	^t CK	
DQS falling edge to CK rising - setup time	^t DSS	0.25		0.25		^t CK	
DQS falling edge from CK rising - hold time	^t DSH	0.25		0.25		^t CK	
Half clock period	^t HP	^t CH, ^t CL		^t CH, ^t CL		ns	34
Data-out high-impedance window from CK/CK#	^t HZ		+0.50		+0.6	ns	18, 42
Data-out low-impedance window from CK/CK#	^t LZ	-0.50		-0.6		ns	18, 43
Address and control input hold time (slew rate = 1V/ns)	^t IH _F	0.9		1.1		ns	
Address and control input setup time (slew rate = 1V/ns)	^t IS _F	0.9		1.1		ns	
Address and Control input pulse width (for each input)	^t IPW	2.2		2.2		ns	14
LOAD MODE REGISTER command cycle time	^t MRD	3		3		^t CK	
DQ-DQS hold, DQS to first DQ to go non-valid, per access	^t QH	^t HP - ^t QHS			^t HP - ^t QHS	ns	25, 26
Data Hold Skew Factor	^t QHS		0.55		0.6	ns	
ACTIVE to READ with Auto precharge command	^t RAP	20		20		ns	
ACTIVE to PRECHARGE command	^t RAS	40	70,000	40	70,000	ns	35
ACTIVE to ACTIVE/AUTO REFRESH command period	^t RC	60		60		ns	
AUTO REFRESH command period	^t RFC	66		66		ns	50
ACTIVE to READ or WRITE delay	^t RCD	20		20		ns	
PRECHARGE command period	^t RP	20		20		ns	
DQS read preamble	^t RPRE	0.9	1.1	0.9	1.1	^t CK	42
DQS read postamble	^t RPST	0.4	0.6	0.4	0.6	^t CK	
ACTIVE bank a to ACTIVE bank b command	^t RRD	10		12		ns	
DQS write preamble	^t WPRE	0.25		0.25		^t CK	
DQS write preamble setup time	^t WPRES	0		0		ns	20, 21
DQS write postamble	^t WPST	0.4	0.6	0.4	0.6	^t CK	19
Write recovery time	^t WR	15		15		ns	
Internal WRITE to READ command delay	^t WTR	1		1		^t CK	
Data valid output window (DVW)	N/A		^t QH	- ^t DQSQ		ns	25
REFRESH to REFRESH command interval	tREFC		140.6		140.6	μs	23
Average periodic refresh interval	t _{REFI}		15.6		15.6	μs	23
Terminating voltage delay to VDD	tVTD	0		0		ns	
Exit SELF REFRESH to non-READ command	^t XSNR	75		75		ns	
Exit SELF REFRESH to READ command	^t XSRD	200		200		^t CK	



Table 9: IDD Specifications and Conditions (x16; -5G)

 $0^{\circ}C \le T_{\Delta} \le +70^{\circ}C$; Notes: 1-5, 14–17, 33, 46; Refer to DDR266 Data Sheet for all notes.

	,	MAX	MAX			
PARAMETER/CONDITION		SYMBOL	-5G	-6G	UNITS	NOTES
OPERATING CURRENT: One bank; Active-Precharge; ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles		IDD0	130		mA	22, 48
OPERATING CURRENT: One bank; Active-Read-Pr Burst = 4; ^t RC = ^t RC (MIN); ^t CK = ^t CK (MIN); lout = control inputs changing once per clock cycle		IDD1	145		mA	22, 48
PRECHARGE POWER-DOWN STANDBY CURRENT: Power-down mode; ^t CK = ^t CK (MIN); CKE = (LOW)	All banks idle;	IDD2P	4		mA	23, 32, 50
IDLE STANDBY CURRENT: CS# = HIGH; All banks are idle; tCK = tCK (MIN); CKE = HIGH; Address and other control inputs changing once per clock cycle. VIN = VREF for DQ, DQS, and DM		IDD2F	60		mA	51
ACTIVE POWER-DOWN STANDBY CURRENT: One Power-down mode; ^t CK = ^t CK (MIN); CKE = LOW	bank active;	IDD3P	45		mA	23, 32, 50
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One bank active; ^t RC = ^t RAS (MAX); ^t CK = ^t CK (MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle		IDD3N	70		mA	22
OPERATING CURRENT: Burst = 2; Reads; Continuo One bank active; Address and control inputs chang cycle; ${}^{t}CK = {}^{t}CK$ (MIN); $IOUT = 0mA$		IDD4R	165		mA	22, 48
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; ^t CK = ^t CK (MIN); DQ, DM, and DQS inputs changing twice per clock cycle		IDD4W	200		mA	22
AUTO REFRESH BURST CURRENT:	^t RC = ^t RFC(MIN)	IDD5	270		mA	50
	^t RFC = 7.8us,	IDD5A	6		mA	27, 50
SELF REFRESH CURRENT: CKE ≤ 0.2V	Standard	IDD6	4		mA	11
OPERATING CURRENT: Four bank interleaving READs (Burst = 4) with auto precharge, ^t RC = minimum tRC allowed; ^t CK = ^t CK (MIN); Address and control inputs change only during Active READ, or WRITE commands		IDD7	355		mA	22, 49

Data Sheet Designation

Preliminary: This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc.

All other trademarks are the property of their respective owners.