# **Document Title**

32Kx8 Bit High Speed Static RAM(3.3V Operating), Evolutionary Pin out.

# **Revision History**

RevNo.	<u>History</u>	Draft Data	Remark
Rev. 0.0	Initial release with Preliminary.	Jun. 1st, 1994	Preliminary
Rev. 1.0	Release to final Data Sheet.  1. Delete Preliminary	Oct. 4th, 1994	Final
Rev. 2.0	2.1. Add 28-TSOP1 Package.	Feb. 22th, 1996	Final
Rev. 3.0	<ul><li>3.1. Delete DIP Package.</li><li>3.2. Delete 20ns part</li><li>3.3. Add Capacitive load of the test environment in A.C test load</li></ul>	Feb. 25th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# 32K x 8 Bit High-Speed CMOS Static RAM (3.3V Operating)

#### **FEATURES**

- Fast Access Time 15, 17ns(Max.)
- Low Power Dissipation


Standby (TTL) : 30mA(Max.) (CMOS) : 0.1mA(Max.)

Operating K6E0808V1C-15: 90mA(Max.) K6E0808V1C-17: 80mA(Max.)

- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention; L-ver. only
- Standard Pin Configuration

K6E0808V1C-J : 28-SOJ-300 K6E0808V1C-T : 28-TSOP1-0813, 4F


#### **FUNCTIONAL BLOCK DIAGRAM**




#### **GENERAL DESCRIPTION**

The K6E0808V1C is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits. The K6E0808V1C uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6E0808V1C is packaged in a 300mil 28-pin plastic SOJ or TSOP1 forward.

#### PIN CONFIGURATION (Top View)





#### **PIN FUNCTION**

Pin Name	Pin Function
A0 - A14	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground



**CMOS SRAM** K6E0808V1C-C

#### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	-	Vcc+0.3**	V
Input Low Voltage	VIL	-0.3*	-	0.8	V

#### DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C,Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	Vin = Vss to Vcc		-2	2	μΑ
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to VCC		-2	2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	15ns	-	90	mA
		CS=VIL, VIN = VIH or VIL, IOUT=0mA		-	80	
Standby Current	Isb	Min. Cycle, CS=Vін		-	30	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V		-	0.1	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Vон	Iон=-4mA		2.4	-	V

#### CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

<sup>\*</sup> Capacitance is sampled and not 100% tested.



# AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)


#### **TEST CONDITIONS**

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)

Dout  $RL = 50\Omega$  VL = 1.5V  $Zo = 50\Omega$   $30pF^*$ 

Output Loads(B) for thz, tLz, tWHz, tOW, tOLZ & tOHZ



#### **READ CYCLE**

Paramatan.	Comple ed	K6E080	8V1C-15	K6E080	8V1C-17	Unit
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	trc	15	-	17	-	ns
Address Access Time	taa	-	15	-	17	ns
Chip Select to Output	tco	-	15	-	17	ns
Output Enable to Valid Output	toe	-	7	-	8	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	ns
Output Enable to Low-Z Output	toLz	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	7	0	8	ns
Output Disable to High-Z Output	tonz	0	7	0	8	ns
Output Hold from Address Change	tон	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	ns
Chip Selection to Power DownTime	tpD	-	15	-	17	ns

<sup>\*</sup> Capacitive Load consists of all components of the test environment.


<sup>\*</sup> Including Scope and Jig Capacitance

#### WRITE CYCLE

Parameter	Symbol	K6E080	8V1C-15	K6E080	Unit	
Farameter	Symbol	Min	Max	Min	Max	Ullit
Write Cycle Time	twc	15	-	17	-	ns
Chip Select to End of Write	tcw	11	-	12	-	ns
Address Setup Time	tas	0	-	0	-	ns
Address Valid to End of Write	taw	11	-	12	-	ns
Write Pulse Width(OE High)	twp	11	-	12	-	ns
Write Pulse Width(OE Low)	tWP1	15	-	17	-	ns
Write Recovery Time	twr	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	6	ns
Data to Write Time Overlap	tow	8	-	8	-	ns
Data Hold from Write Time	tDH	0	-	0	-	ns
End Write to Output Low-Z	tow	0	-	0	-	ns


#### **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{WE} = V_{IH}$ )






#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



#### NOTES(READ CYCLE)

- WE is high for read cycle.
   All read cycle timing is referenced from the last valid address to the first transition address.
   thz and tohz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or Vol
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL.
- 7. Address valid prior to coincident with  $\overline{\text{CS}}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)






**CMOS SRAM** K6E0808V1C-C

#### TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



#### TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

  2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition  $\overline{\text{CS}}$  going high or  $\overline{\text{WE}}$  going high. twp is measured from the beginning of write to the end
- 3. tcw is measured from the later of  $\overline{\text{CS}}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.
- 6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If  $\overline{\text{CS}}$  goes low simultaneously with  $\overline{\text{WE}}$  going or after  $\overline{\text{WE}}$  going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{\text{CS}}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.



#### **FUNCTIONAL DESCRIPTION**


CS	WE	OE	Mode	I/O Pin	Supply Current
Н	X	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	DIN	Icc

<sup>\*</sup> NOTE : X means Don't Care.

# DATA RETENTION CHARACTERISTICS(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	Vdr	<del>CS</del> ≥Vcc - 0.2V	2.0	-	3.6	V
Data Retention Current	Idr	Vcc = 3.0V, <del>CS</del> ≥Vcc - 0.2V	-	-	0.07	mA
Data Retention Set-Up Time	tsdr	See Data Retention	0	-	-	ns
Recovery Time	trdr	Wave form(below)	5	-	-	ms


#### **DATA RETENTION WAVE FORM**





#### **PACKAGE DIMENSIONS**

#### 28-SOJ-300 Units:millimeters/Inches



# 28-TSOP1-0813.4F Units:millimeters/Inches

