

IDT39C60 IDT39C60-1 IDT39C60A **IDT39C60B**

FEATURES

 Low-power CEMOS™ - Military: 100mA (max.) — Commercial: 85mA (max.)

Integrated Device Technology, Inc.

- - Data in to Error Detect

IDT39C60B: 16ns (max.), IDT39C60A: 20ns (max.) IDT39C60-1: 25ns (max.), IDT39C60: 32ns (max.)

Data in to Corrected Data out IDT39C60B: 25ns (max.), IDT39C60A: 30ns (max.) IDT39C60-1: 52ns (max.), IDT39C60: 65ns (max.)

Improves system memory reliability

- -Corrects all single-bit errors, detects all double and some triple-bit errors
- Cascadable
 - Data words up to 64 bits
- Built-in diagnostics
 - Capable of verifying proper EDC operation via software control
- Simplified byte operations
- Fast byte writes possible with separate byte enables.
- Available in 48-pin DIP, 52-pin PLCC and LCC
- Pin-compatible to all versions of the AMD2960
- Military product available compliant to MIL-STD-883. Class B

· Standard Military Drawing #5962-88613 available for this function

DESCRIPTIONS

The IDT39C60 family are high-speed, low-power, 16-bit Error Detection and Correction Units which generate checkbits on a 16-bit data field according to a modified Hamming Code and correct the data word when checkbits are supplied. When performing a read operation from memory, the IDT39C60s will correct 100% of all single bit errors, will detect all double bit errors and some triple bit errors.

The IDT39C60s are easily cascadable from 16 bits up to 64 bits. Sixteen-bit systems use 6 check bits, 32-bit systems use 7 check bits and 64-bit systems use 8 check bits. For all three configurations, the error syndrome is made available.


All parts incorporate 2 built-in diagnostic modes. Both simplify testing by allowing for diagnostic data to be entered into the device and to execute system diagnostic functions.

The IDT39C60s are pin-compatible, performance-enhanced functional replacements for all versions of the 2960. They are fabricated using CEMOS, a CMOS technology designed for high-performance and high-reliability. The devices are packaged in either 48-pin DIPs and 52-pin PLCC and LCCs.

Military grade product is manufactured in compliance to the latest revision of MIL-STD-883, Class B.




FUNCTIONAL BLOCK DIAGRAM



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1990



MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN DESCRIPTIONS

7	Γ_	Λ	E	1	7
- 1	-	4	D -	- 1	7

Pin Name	1/0	Description
DATA0-15	1/0	16 bidirectional data lines provide input to the Data Input Latch and receive output from the Data Output Latch DATAo is the least significant bit; DATA15 the most significant.
CB0-6	1	Seven check bit input lines are used to input check bits for error detection. Also used to input syndrome bits for error correction in 32- and 64-bit configurations.
LEIN	1	Latch Enable — Data Input Latch. Controls latching of the input data. When HIGH, the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state.
GENERATE	•	Generate Check Bits input. When this input is LOW, the EDC is in the Check Bit Generate mode. When HIGH the EDC is in the Detect mode or Correct mode. In the Generate mode, the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs. In the Detect or Correct modes the EDC detects single and multiple errors and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In Correct mode single-bit errors are also automatically corrected — corrected data is placed at the input of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates, in a coded form, the number of errors and the bit-in-error.
SC0-6	0	Syndrome/Check Bit outputs hold the check/partial check bits when the EDC is in Generate mode and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct modes. These are 3-state outputs
ŌĒsc		Output Enable — Syndrome/Check Bits. When LOW, the 3-state output lines SCo-6 are enabled. When HIGH the SC outputs are in the high impedance state.
ERROR	0	Error Detected output. When the EDC is in Detect or Correct mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate mode, ERROR is forced HIGH. (In a 64-bit configuration, ERROR must be implemented externally.)
MULT ERROR	0	Multiple Errors Detected output. When the EDC is in Detect or Correct mode this output, if LOW, indicates that there are two or more bit errors that have been detected. If HIGH, this indicates that either one or no errors have been detected. In Generate mode, MULT ERROR is forced HIGH. (In a 64-bit configuration MULT ERROR must be implemented externally.)
CORRECT	1	Correct input. When HIGH, this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When LOW, the EDC will drive data directly from the Data Input Latch to the Data Output Latch without correction.
ĹЕоит	1	Latch Enable — Data Output Latch. Controls the latching of the Data Output Latch. When LOW, the Data Output Latch is latched to its previous state. When HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are disabled with its contents unchanged if the EDC is in Generate mode.
OE BYTE₁	ı	Output Enable — Bytes 0 and 1, Data Output Latch controls the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW, these lines enable the Data Output Latch and, when HIGH, these lines force the Data Output Latch into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output at a time.
PASSTHRU	1	PASSTHRU input, when HIGH, forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs (SCo-e) and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch.
DIAG MODE0-1	T	Diagnostic Mode Select controls the initialization and diagnostic operation of the EDC.
CODE ID0-2		Code Identification inputs identify the size of the total data word to be processed and which 16-bit slice of large data words a particular EDC is processing. The three allowable data word sizes are 16, 32, and 64 bits and their respective modified Hamming Codes are designated 16/22, 32/39 and 64/72. Special CODE ID input 001 (ID2, ID1, ID0) is also used to instruct the EDC that the signals CODE ID0-2, DIAG MODE0-1, CORRECT and PASSTHRU are to be taken from the diagnostic latch rather than the control lines.
LEDIAG		Latch Enable — Diagnostic Latch. The Diagnostic Latch follows the 16-bit data on the input lines when HIGH When LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE IDo-2, DIAG MODEo-1, CORRECT and PASSTHRU.

2595 tbl 01



PRODUCT DESCRIPTION

The IDT39C60 EDC Unit is a powerful 16-bit cascadable slice used for check bit generation, error detection, error correction and diagnostics. As shown in the Functional Block Diagram, the device consists of the following:

- Data Input Latch
- Data Output Latch
- Diagnostic Latch
- --- Check Bit Input Latch
- Check Bit Generation Logic
- - Syndrome Generation Logic
- --- Error Detection Logic
- -- Error Correction Logic
- Control Logic

DATA INPUT/OUTPUT/DIAGNOSTIC LATCHES

The LEIN, Latch Enable input, controls the Data Input which can load 16 bits of data from the bidirectional DATA lines. The input data is used for either check bit generation or error detection/correction.

The 16 bits of data from the DATA lines can be loaded into the Diagnostic Latch under control of the Diagnostic Latch Enable, LEDIAG, giving check bit information in one byte and control information in the other byte. The Diagnostic Latch is used when in Internal Control mode or in one of the Diagnostics modes.

The Data Output Latch is split into two bytes and enabled onto the DATA lines through separate byte control lines. The Data Output Latch stores the result of an error correction operation or is loaded directly from the Data Input Latch under control of the Latch Enable Out (LEOUT). The PASSTHRU control input determines which data is loaded.

CHECK BIT GENERATION LOGIC

This block of combinational logic generates 7 check bits using a modified Hamming Code from the 16 bits of data input from the Data Input Latch.

SYNDROME GENERATION LOGIC

This logic compares the check bits generated through the Check Bit Generator with either the check bits in the Check Bit Input Latch or 7 bits assigned in the Diagnostic Latch.

Syndrome bits are produced by an exclusive-OR of the two sets of bits. A match indicates no errors. If errors occur, the syndrome bits can be decoded to indicate the bit in error, whether 2 errors were detected or 3 or more errors.

ERROR DETECTION/CORRECTION LOGIC

The syndrome bits generated by the Syndrome Logic are decoded and used to control the ERROR and MULTERROR outputs. If one or more errors are detected,

ERROR goes low. If two or more errors are detected, both ERROR and MULT ERROR go low. Both outputs remain high when there are no errors detected.

For single bit errors, the correction logic will complement (correct) the bit in error, which can then be loaded into the Data Out Latches under the LEOUT control. If check bit errors need to be corrected, then the device must be operated in the Generate mode.

CONTROL LOGIC

T-45-17

The control logic determines the specific mode of operation, usually from external control signals. However, the Internal Control mode allows these signals to be provided from the Diagnostic Latch.

DETAILED PRODUCT DESCRIPTION

The IDT39C60 EDC unit contains the logic necessary to generate check bits on a 16-bit data input according to a modified Hamming Code. The EDC can compare internally generated check bits against those read with the 16-bit data to allow correction of any single bit data error and detection of all double and some triple bit errors. The IDT39C60 can be used for 16-bit data words (6 check bits), 32-bit data words (7 check bits) or 64-bit data words (8 check bits).

CODE AND BYTE SELECTION

The 3 code identification pins, ID0–2, are used to determine the data word size from 16, 32 or 64 bits and the byte position of each 16-bit IDT39C60 EDC device.

Code 16/22 refers to a 16-bit data field with 6 check bits. Code 32/39 refers to a 32-bit data field with 7 check bits. Code 64/72 refers to a 64-bit data field with 8 check bits.

The IDo-2 of 001 is used to place the device in the Internal Control mode as described later in this section.

Table 1 defines all possible identification codes.

CHECK AND SYNDROME BITS

The IDT39C60 provides either check bits or syndrome bits on the three-state output pins, SCo-6. Check bits are generated from a combination of the Data Input bits, while syndrome bits are an Exclusive-OR of the check bits generated from read data with the read check bits stored with the data. Syndrome bits can be decoded to determine the single bit-in-error or that a double error was detected. Some triple bit errors are also detected. The check bits are labeled:

for the 8-bit configuration
for the 16-bit configuration
for the 32-bit configuration
for the 64-bit configuration

Syndrome bits are similarly labeled So through S7.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

CONTROL MODE SELECTION

Tables 2 and 3 describe the 9 operating modes of the IDT39C60. The Diagnostic mode pins, DIAG MODE0-1, define 4 basic areas of operation, with GENERATE, CORRECT and PASSTHRU, further dividing operation into 8 functions with the ID0-2 defining the ninth mode as the Internal mode.

Generate mode is used to display the check bits on the outputs SCo-6. The Diagnostic Generate mode displays check bits as stored in the Diagnostic Latch.

Detect mode provides an indication of errors or multiple errors on the outputs ERROR and MULTERROR. Single bit errors are not corrected in this mode. The syndrome bits are provided on the outputs SCo-6. For the Diagnostic Detect mode, the syndrome bits are generated by comparing the internally generated check bits from the Data In Latch with check bits stored in the diagnostic latch rather than with the check bit latch contents.

CODE ID2	CODE ID ₁	CODE IDo	Hamming Code and Slice Selected
Q	0	0	Code 16/22
0	0	1	Internal Control Mode
0	1	0	Code 32/39, Byte 0 and 1
0	1	1	Code 32/39, Byte 2 and 3
1	0	0	Code 64/72, Byte 0 and 1
1	0	1	Code 64/72, Byte 2 and 3
1	1	0	Code 64/72, Byte 4 and 5
1	1	1	Code 64/72, Byte 6 and 7

Table 1. Hamming Code and Slice Identification

2595 tb1 02

T-45-17

Correct mode is similar to the Detect mode except that single bit errors will be complemented (corrected) and made available as input to the Data Out Latch. Again, the Diagnostic Correct mode will correct single bit errors as determined by syndrome bits generated from the Data Input and contents of the Diagnostic Latch.

The Initialize mode provides check bits for all zero bit data. Data In Latch is set and latched to a logic zero and made available as input to the Data Out Latch.

The Internal mode disables the external control pins DIAG MODEo-1, CORRECT, PASSTHRU and CODE ID to be defined by the Diagnostic Latch. When in the internal control mode, the data loaded into the diagnostic latch should have the CODE ID different from 001 as this would represent an invalid operation.

DIAG MODE ₁	DIAG MODE2	Diagnostic Mode Selected
0	0	Non-diagnostic mode. The EDC functions normally in all modes.
0	1	Diagnostic Generate. The contents of the Diagnostic Latch are substituted for the normally generated check bits when in the Generate mode. The EDC func- tions normally in the Detect or Correct modes.
1	0	Diagnostic Detect/Correct. In the Detect or Correct mode, the contents of the Diagnostic Latch are substituted for the check bits normally read from the Check Bit Input Latch. The EDC functions normally in the Generate mode.
1	1	Initialize. The outputs of the Data Input Latch are forced to zeroes and the check bits generated correspond to the all zero data. The latch is not reset, a functional difference from the Am2060.

2595 tbl 03

Table 2. Diagnostic Mode Control



4825771 0005055 1 **E**IDT 38E D

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

Operating Mode	DM1	DMo	GENERATE	CORRECT	PASS- THRU	DATAout Latch (LEout = High)	SC0–6 (OEsc = Low)	ERROR MULT ERROR
Generate	0	0	0	Х	0	_	Check Bits Generated from DATAIN Latch	High
Detect	0	0	1	0	0	DATAin Latch	Syndrome Bits DATAIN/ Check Bit Latch	Error Dep ⁽¹⁾
Correct	0	0	. 1	1	0	DATAIN Latch with Single Bit Correction	Syndrome Bits DATAIN/ Check Bit Latch	Error Dep
PASSTHRU	0 0 1	0 1 0	X	х	1	DATAIN Latch	Check Bit Latch	High
Diagnostic Generate	0	1	0	х	0	_	Check Bits from Diagnostic Latch	High
Diagnostic Detect	1	0	1	0	0	DATAIN Latch	Syndrome Bits DATAIN/ Diagnostic Latch	Error Dep
Diagnostic Correct	1	0	1	1	0	DATAIN Latch with Single Bit Correction	Syndrome Bits DATAIN/ Diagnostic Latch	Error Dep
Initialization Mode	1	1	х	х	х	DATAIN Latch Set to 0000	Check Bits Generated from DATAIN Latch (0000)	
Internal Mode	IDo- Lato		1 (Control Sign	als ID0-2, DIA	G MODE	-1, CORRECT and PAS	SSTHRU are taken from th	ne Diagnostic

Table 3. IDT39C60 Operating Modes

NOTE:

2595 tot 04

1. ERROR DEP (Error Dependent): ERROR will be low for single or multiple errors, with MULT ERROR low for double or multiple errors. Both signals are high for no errors.

16-BIT DATA WORD CONFIGURATION

Figure 1 indicates the 22-bit data format for two bytes of data and 6 check bits.

A single IDT39C60 EDC unit, connected as shown in Figure 2, provides all the logic needed for single bit error correction and double bit error detection of a 16-bit data field. The identification code 16/22 indicates 6 check bits are required. The CBs pin is, therefore, a "Don't Care" and ID2, ID1, ID0 = 000.




Figure 1. 16-Bit Data Format




Figure 2. 16-Bit Configuration

Table 3 describes the operating modes available. The output pin SC6, is forced high for either syndrome or check bits since only 6 check bits are used for the 16/22 code.

Table 4 indicates the data bits participating in the check bit generation. For example, check bit Co is the Exclusive-OR function of the 8 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization Mode. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate Mode.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, SX is the XOR of check bits CX from those read with those generated. Table 5 indicates the decoding of the six

syndrome bits to indicate the bit-in-error for a single bit error, or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Table 6 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the diagnostic check bits to determine syndrome bits or to pass as check bits to the SCo-5 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Generated Check Bits	Participating Data Bits ⁽¹⁾ T-45-17													7			
	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Co	Even (XOR)		Х	Х	Х		Х			Х	Х		Х			Х	
C ₁	Even (XOR)	X	Х	Х		X		Х		Х		Х		X			
C2	Odd (XNOR)	X			Х	Х			Х		Х	X	1		X		X
Сз	Odd (XNOR)	X	X				X	Х	Х				X	Х	X		Π
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	X
C5	Even (XOR)									Х	X	X	X	X	X	X	X

NOTE:

1. The check bit is generated as either an XOR or XNOR of the eight data bits noted by an "X" in the table.

2595 tbl 05

Table 4. 16-Bit Modified Hamming Code — Check Bit Encode Chart

				Hex	0	1	2	3
	Sy	ndro Bits		S5 S4	0	0 1	1 0	1
Hex	S ₃	S2	Sı	So				
0	0	0	0	0	٠.	C4	C5	Т
1	0	0	0	1	CO	Т	Т	14
2	0	0	1	0	C1	Т	Т	М
3	0	Q	1	1	Т	2	8	Т
4	0	1	0	0	C2	Τ.	T	15
5	0	1	0	1	Т	3	10	Т
6	0	1	1	0	T	4	9	Т
_ 7	0	1	1	1	М	Т	Т	М
8	1	0	0	0	C3	Т	Т	M
9	1	Q	0	1	Т	5	11	T
Α	1	0	1	0	Т	6	12	Т
В	1	0	1	1	1	T	Т	М
С	1	1	0	0	Т	7	13	T
D	1	1	0	1	М	T	Т	М
E	1	1	1	0	0	Т	Т	М
F	1	1	1	1	T	М	М	T

2595 tbl 06

NOTES:

= No errors detected Number = The number of the single bit-in-error

T = Two errors detected
M = Three or more errors detected

Table 5. Syndrome Decode to Bit-In-Error (16-Bit Configuration)




Table 6. Diagnostic Latch Loading — 16-Bit Format




Figure 3. 8-Bit Configuration

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

32-BIT DATA WORD CONFIGURATION

Two IDT39C60 EDC units, connected as shown in Figure 5, provide all the logic needed for single bit error correction and double bit error detection of a 32-bit data field. The identification code 32/39 indicates 7 check bits are required. Table 1 gives the ID2, ID1, ID0 values needed for distinguishing the byte 0/1 from byte 2/3. Valid syndrome, check bits and the ERROR and MULTERROR signal come from the byte 2/3 unit. Control signals not indicated are connected to both units in parallel. The OEsc always enables the SCo-6 outputs of byte 0/1, but must be used to select data check bits or syndrome bits fed back from the byte 2/3 for data correction modes.

Data In bits 0 through 15 are connected to the same numbered inputs of the byte 0/1 EDC unit, while Data In bits 16 through 31 are connected to byte 2/3 Data Inputs 0 to 15, respectively.

Figure 4 Indicates the 39-bit data format for 4 bytes of data and 7 check bits. Check bits are input to the byte 0/1 unit through a tri-state buffer unit such as the IDT74FCT244. Correction of single bit errors of the 32-bit configuration requires a feedback of sydrome bits from byte 2/3 into the byte 0/1 unit. The MUX shown on the functional block diagram is used to select the CBo-6 pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating mode available for the 32/39 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, Sn is the XOR of check bits Cn from those read with those generated. Table 7 indicates the decoding of the seven syndrome bits to determine the bit-in-error for a single bit error, or whether a double or triple bit error was detected. The all zero case indicates no errors detected.

In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 8 in relating a single IDT39C60 EDC with the two cascaded units of Figure 5. As indicated, a summation of propagation delays is required from the cascading arrangement of EDC units.

Table 9 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic check bits to determine syndrome bits or to pass as check bits to the SCo-6 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Table 10 indicates the data bits participating in the check bit generation. For example, check bit Co is the Exclusive-OR function of the 16 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization Mode. Check bits are passed as stored in the PASSTHRU or Diagnostic Generate Mode.

				Hex	0	1	2	3	4	5	6	7
				S6	0	0	0	0	1	1	1	1
	Syı	ndro		S5	0	0	1	1	0	0	1	1
		Bits		S4	0	1	0	1	0	1	0	1
Hex	S ₃	S2	Sı	S0								
0	0	0	0	0	•	C4	C5	Τ	C6	T	Τ	3 0
1	0	0	0	1	Ĉ	Т	Т	14	T	М	М	Т
2	0	0	1	0	C1	Т	Ţ	М	Т	2	24	T
3	0	0	1	1	T	18	8	Ţ	М	T	T	М
4	0	1	0	0.	C2	T	۲	15	Т	3	25	T
5	0	1	0	1	۲	19	ø	Т	М	τ	T	31
6	0	1	1	0	Т	20	10	Т	М	T	T	М
7	0	1	1	1	М	T	Τ	. М	T	4	26	М
8	1	0	0	0	СЗ	T	Т	М	Т	5	27	T
9	1	0	0	1	Т	21	11	Т	М	T	T	M
Α	1	0	1	0	Т	22	12	T	1	T	Т	М
В	1	0	1	1	17	Т	Т	М	T	6	28	T
С	1	1	0	0	Т	23	13	Т	М	T	Т	М
D	1	1	0	1	М	T	Т	M	Т	7	29	T
E	1	1	1	0	16	Т	Т	М	T	М	М	T
F	1	1	1	1	T	М	М	T	0	Т	T	M

NOTES

* = No errors detected

Number = The number of the single bit-in-error

T = Two errors detected

M = Three or more errors detected

2595 tb! 08

Table 7. Syndrome Decode to Bit-In-Error (32-Bit Configuration)

D	32-Bit	Component Delay From IDT39C60
Prop	agation Delay	From 10139C60
From	То	AC Specifications
DATA	Check Bits Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA	Corrected DATAout	(DATA to SC) + (CB to SC, CODE ID 011) + CB to DATA, CODE ID 010)
DATA	Syndromes Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA	ERROR for 32 Bits	(DATA to SC) + (CB to ERROR, CODE ID011)
DATA	MULT ERROR for 32 Bits	(DATA to SC) + (CB to MULT ERROR, CODE ID 011)
	·	2595 tbl 0

Table 8. Key AC Calculations for the 32-Bit Configuration





Figure 4. 32-Bit Data Format




Figure 5. 32-Bit Configuration

MILITARY AND COMMERCIAL TEMPERATURE RANGES

Data Bit	Internal Function
0	Diagnostic Check Bito
1	Diagnostic Check Bit1
2	Diagnostic Check Bit2
3	Diagnostic Check Bits
4	Diagnostic Check Bit4
5	Diagnostic Check Bits
6	Diagnostic Check Bits
7	Don't Care
8	Slice 0/1 — CODE IDo
9	Slice 0/1 — CODE ID1
10	Slice 0/1 — CODE ID2
11	Slice 0/1 — DIAG MODEo
12	Slice 0/1 — DIAG MODE1
13	Slice 0/1 — CORRECT
14	Slice 0/1 — PASSTHRU
15	Don't Care
16-23	Don't Care
24	Slice 2/3 — CODE IDo
25	Slice 2/3 — CODE ID1
26	Slice 2/3 CODE ID2
27	Slice 2/3 — DIAG MODEo
28	Slice 2/3 — DIAG MODE1
29	Slice 2/3 — CORRECT
30	Slice 2/3 — PASSTHRU
31	Don't Care

T-45-17



Table 9. Diagnostic Latch Loading - 32-Bit Format

Generated		Participating Data Bits															
Check Bits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Co	Even (XOR)	Х				Х		X	Х	Х	Х		Х			X	†
C1	Even (XOR)	Х	Х	X		X		X		Х		X	 	X		T .	1
C2	Odd (XNOR)	X	1		X	X			Х		X	X			X	†	Τx
C3	Odd (XNOR)	X	Х				Х	X	Х				X	X	Х		T
C4	Even (XOR)			Х	X	X	Х	Х	Х				 			Х	X
Cs Cs	Even (XOR)									Х	X	X	Х	Х	Х	X	X
C ₆	Even (XOR)	X	X	Х	X	X	Х	X	Х			-	<u> </u>	1		<u> </u>	十

Generated								Part	icipat	ing Da	ata Bi	ls					
Check Bits	Parity	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Co	Even (XOR)		Х	Х	X		X					Х	 	X	X	╁	İχ
C1	Even (XOR)	X	X	Х		X	 -	X		Х		X	 	X	·	 	t
C2	Odd (XNOR)	X			Х	X	 		X		Х	Х			X	 	│ x
Сз	Odd (XNOR)	Х	X				X	X	X				Х	X	X	 	\vdash
C4	Even (XOR)	T		Х	Х	X	X	Х	Х		<u> </u>				1	X	TX
C ₅	Even (XOR)									Х	X	X	X	X	X	X	X
C ₆	Even (XOR)		 							X	х	Х	X	X	Х	X	Tx

Table 10. 32-Bit Modified Hamming Code — Check Bit Encode Chart

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

64-BIT DATA WORD CONFIGURATION

The IDT39C60 EDC units connected with the MSI gates, as shown in Figure 6, provide all the logic needed for single bit error detection and double bit error detection of a 64-bit data field. The Identification code 64/72 is used, indicating 8 check bits are required. Check bits and Syndrome bits are generated external to the IDT39C60 EDC using Exclusive-OR gates. For error correction, the syndrome bits must be fed back to the CBo-6 inputs. Thus, external tri-state buffers are used to select between the check bits read in from memory and the syndrome bits being fed back.

The ERROR signal is low for one or more errors detected. From any of the 4 devices, MULTERROR is low for some double bit errors and for all three bit errors. Both are high otherwise. The DOUBLE ERROR signal is high only when a double bit error is detected.

Figure 6 indicates the 72-bit data format of 8 bytes of data and 8 check bits. Check bits are input to the various units through a tri-state buffer such as the IDT74FCT244. Correction of single bit errors of the 64-bit configuration requires a feedback of syndrome bits as generated external to the IDT39C60 EDC. The MUX shown on the functional block diagram is used to select the CB0-6 pins as the syndrome bits rather than internally generated syndrome bits.

Table 3 describes the operating modes available for the 64/72 configuration.

Syndrome bits are generated by an Exclusive-OR of the generated check bits with the read check bits. For example, Sn is the XOR of check bits Cn from those read with those generated. Table 11 indicates the decoding of the 8 syndrome bits to determine the bit-in-error for a single bit error or whether

a double or triple bit error was detected. The all zero case indicates no errors detected.


In the Correct Mode, the syndrome bits are used to complement (correct) single bit errors in the data bits. For double or multiple error detection, the data available as input to the Data Out Latch is not defined.

Performance data is provided in Table 12 in relating a single IDT39C60 EDC with the four units of Figure 7. Delay through the Exclusive-OR gates and the 3-state buffer must be included.

Table 13 indicates the Data Bits participating in the check bit generation. For example, check bit Co is the Exclusive-OR function of the 32 data input bits marked with an X. Check bits are generated and output in the Generate and Initialization mode. In the PASSTHRU mode, the contents of the check bit latch are passed through the external Exclusive-OR gates and appear inverted at the outputs Co to C7.

Table 14 defines the bit definition for the Diagnostic Latch. As defined in Table 3, several modes will use the Diagnostic Check Bits to determine syndrome bits or to pass as check bits to the SCo-6 outputs. The Internal Mode substitutes the indicated bit position for the external control signals.

Some multiple errors will cause a data bit to be inverted. For example, in the 16-bit mode where bits 8 and 13 are in error, the syndrome 111100 (So, S1, S2, S3, S4, S5) is produced. The bit-in-error decoder receives the syndrome 11100 (So, S1, S2, S3, S4) which it decodes as a single error in data bit 0 and inverts that bit. Figure 8 indicates a method for inhibiting correction when a multiple error occurs.



Uses Modified Hamming Code 64/72 32 Data Bits with 8 Check Bits

Figure 6, 64-Bit Data Format

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

						Hex	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
						S ₇	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
						S6	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	lil
			Synd			S ₅	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1 1
_	 ,	ļ	В	its		S4	0	1	0	1	0	1	0	1	0	. 1	0	1	0	1	0	1
L	Hex	S ₃	S ₂	Sı	So						i											
L	0	0	0	0	0		٠	C4	C5	T	C6	T	Т	62	C7	Ť	T	46	T	М	М	T
L	1	0	0	_0_	1		CQ	Т	T	14	Т	М	М	T	Т	М	М	T	М	T	T	30
L	2	0	0	1	0		C1	Т	T	М	Τ	34	56	T	T	50	40	T	М	T	T	М
L	3	0	0	1	1		T	18	8	T	М	Ţ	T	М	М	T	T	М	Т	2	24	T
	4	0	1	0	0		C2	T	Т	15	T	35	57	T	T	51	41	T	М	Т	T	31
L	5	0	1	0	1		Τ.	19	9	T	М	Т	Т	63	М	Т	Т	47	T	3	25	Т
L	6	0	1	1	0		T	20	10	Т	М	T	T	М	М	. Т	Т	М	Т	4	26	T
L	7	0	1	1	1		М	T	T	М	Т	36	58	T	T	52	42	Т	М	Ŧ	T	М
L	8	1	0	0	0		СЗ	T	Т	М	Т	37	59	Т	T	53	43	Т	М	Т	Т	М
L	9	1	0	0	1		T	21	11	T	М	Т	T	М	М	Т	T	M.	T	5	27	T
L	Α	1	0	1	0		T	22	12	T	33	Т	T	М	49	Т	T	М	Т	6	28	T
L	В	1	0	1	1		17	Т	T	М	Ţ	38	60	Τ	Т	54	44	T	1	Т	T	М
L	С	1	1	0	0		T	23	13	T	М	Т	T	M	М	Т	Т	М	T	7	29	T
L	D	1	1	0	1		М	Т	Т	М	Т	39	61	Т	Т	55	45	T	М	T	Т	м
L	E	1	1	1	0		16	Т	T	М	Т	М	M	T	Т	М	М	Т	0	Т	T	M
L	F	1	1	1	1		Т	М	М	T	32	Т	Т	М	48	Т	Т	М	T	М	М	Т

NOTES:



Table 11. Syndrome Decode to Bit-In-Error (64-Bit Configuration)

Propa	64-Bit agation Delay	Component Delay From IDT39C60
From	То	AC Specifications
DATA	Check Bits Out	(DATA to SC) + (XOR Delay)
DATA	Corrected DATAout	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to DATA, CODE ID 1xx)
DATA	Syndromes	(DATA to SC) + (XOR Delay)
DATA	ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (NOR Delay)
DATA	MULT ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to MULT ERROR, CODE ID 1xx)
DATA	DOUBLE ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (XOR/NOR Delay)

2595 tbl 14


Table 12. Key AC Calculations for the 64-Bit Configuration

^{*} No errors detected

Number = The number of the single bit-in-error

T = Two errors detected

M = Three or more errors detected



- NOTES:
 1. In PASSTHRU mode the contents of the Check Latch appears on the XOR outputs inverted.
 2. In Diagnostic Generate mode the contents of the Diagnostic Latch appear on the XOR outputs inverted.

Figure 7. 64-Bit Configuration

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

Generated								Parti	cipatlı	ng Da	ta Bit	s ⁽¹⁾					
Check Bits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Co	Even (XOR)		X	Х	Х		Х			Х	Х	<u> </u>	Х			Х	
C1	Even (XOR)	Х	Х	Х		X		Х		Х		Х		Х			
G2	Odd (XNOR)	Х			Х	X			Х		X	X			Х		X
Сз	Odd (XNOR)	X	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)	1		Х	Х	Х	Х	Х	X			"				Х	Х
C5	Even (XOR)		1							Х	Х	Х	Х	Х	Х	Х	Х
C ₆	Even (XOR)	Х	Х	Х	X	Х	X	Х	Х								
C7	Even (XOR)	X	X	Х	X	X	Х	Х	Х						T	1	

Generated				,				Partic	cipati	ng Da	ta Bits	s ⁽¹⁾					
Check Bits	Parity	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Co	Even (XOR)	1	Х	Х	Х		X.			Х	Х		X			Х	
C1	Even (XOR)	Х	Х	Х		Х		Х		Х		Х		Х			\Box
C2	Odd (XNOR)	Х			X	Х			X		Х	Х			Х		Х
C3	Odd (XNOR)	X	Х				Х	Х	Х				X	Х	X		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х				1			x	X
C5	Even (XOR)									Х	Х	Х	X	Х	Х	Х	Х
C6 '	Even (XOR)									Х	Х	Х	Х	Х	Х	X	X
C7	Even (XOR)									Х	Х	Х	X	Х	Х	х	X

Generated								Partic	cipatii	ng Da	ta Bits	s ⁽¹⁾			·		
Check Bits	Parity	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
Co	Even (XOR)	Х				Х		Х	X			Х		Х	Х		X
C1	Even (XOR)	Х	Х	Х		Х		X		X		х		Х			
C2	Odd (XNOR)	Х			X	Х			X	ļ —	Х	х			Х	1	X
Сз	Odd (XNOR)	Х	Х				Х	Х	Х			ļ	Х	х	Х	1	
C4	Even (XOR)			Х	Х	Х	Х	X	Х			ļ —				X	X
C5	Even (XOR)									X	X	X	X	Х	Х	Х	X
C6	Even (XOR)	Х	Х	Х	X	Х	Х	Х	Х				1				
C7	Even (XOR)									Х	Х	Х	X	X	X	X	X

Generated	·			·				Partic	cipatiı	ng Da	ta Bits	₃ (1)					
Check Bits	Parity	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
Co	Even (XOR)	X				Х		Х	X			Х		Х	Х		x
C ₁	Even (XOR)	X	Х	Х		Х		Х		Х		Х	1	Х			
C2	Odd (XNOR)	X			Х	X			Х	ļ	Х	Х			Х		x
Сз	Odd (XNOR)	Х	Х				X	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	X	Х	Х	Х	Х				1			X	X
Cs	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	х
C6	Even (XOR)					i				Х	Х	Х	X	Х	Х	X	X
C7	Even (XOR)	X	Х	Х	X	Х	Х	Х	Х								

NOTE

1. The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an "X" in the table.

Table 13. 64-Bit Modified Hamming Code — Check Bit Encode Chart



2595 tbl 18

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

Data Bit	Internal Function
0	Diagnostic Check Bito
1	Diagnostic Check Bits
2	Diagnostic Check Bit2
3	Diagnostic Check Bits
4	Diagnostic Check Bit4
5	Diagnostic Check Bits
6, 7	Don't Care
8	Slice 0/1 — CODE IDo
9	Slice 0/1 — CODE ID1
10	Slice 0/1 — CODE ID2
11	Slice 0/1 — DIAG MODEo
12	Slice 0/1 — DIAG MODE:
13	Slice 0/1 — CORRECT
14	Slice 0/1 — PASSTHRU
15	Don't Care
16-23	Don't Care
24	Slice 2/3 — CODE IDo
25	Slice 2/3 — CODE ID1
26	Slice 2/3 — CODE ID2
27	Slice 2/3 — DIAG MODEo
28	Slice 2/3 — DIAG MODE1
29	Slice 2/3 — CORRECT
30	Slice 2/3 — PASSTHRU

Data Bit	Internal Function
31	Don't Care
32-37	Don't Care
38	Diagnostic Check Bits
39	Don't Care
40	Slice 4/5 — CODE IDo
41	Slice 4/5 — CODE ID1
42	Slice 4/5 — CODE ID2
43	Slice 4/5 DIAG MODEo
44	Slice 4/5 — DIAG MODE1
45	Slice 4/5 — CORRECT .
46	Slice 4/5 — PASSTHRU
47	Don't Care
48-54	Don't Care
55	Diagnostic Check Bit7
56	Slice 6/7 — CODE IDo
57	Slice 6/7 — CODE ID1
58	Slice 6/7 — CODE ID2
59	Slice 6/7 — DIAG MODEo
60	Slice 6/7 — DIAG MODE1
61	Slice 6/7 — CORRECT
62	Slice 6/7 — PASSTHRU
63	Don't Care

2595 tbl 20

2595 tb! 19

Table 14. Diagnostic Latch Loading - 64-Bit Format

Some multiple errors will cause a data bit to be inverted. For example, in the 16-bit mode where bits 8 and 13 are in error, the syndrome 111100 (So, S1, S2, S3, S4, S5) is produced. The bit-in-error decoder receives the syndrome 11100 (So, S1, S2, S3, S4) which it decodes as a single error in data bit 0 and inverts that bit. Figure 8 indicates a method for inhibiting correction when a multiple error occurs.




Figure 8. Inhibition of Data Modification

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-45-17

FUNCTIONAL EQUATIONS

The following equations and tables describe in detail how the output values of the IDT39C60 EDC are determined as a

function of the value of the inputs and the internal states. Be sure to carefully read the following definitions of symbols before examining the tables.

DI ← DATAI if LEIN is HIGH or the output of bit I of the Data Input Latch if LEIN is LOW CI ← CBI if LEIN is HIGH or the output of bit I of the Check Bit Latch if LEIN is LOW DLI ← Output of bit I of the Diagnostic Latch

Si ← Internally generated syndromes (same as outputs of SCi if outputs enabled) PA ← Do ⊕ Di ⊕ D2 ⊕ D4 ⊕ D6 ⊕ D8 ⊕ D10 ⊕ D12

PB ← Do ⊕ D1 ⊕ D2 ⊕ D3 ⊕ D4 ⊕ D5 ⊕ D6 ⊕ D7

PC ← D8 ⊕ D9 ⊕ D10 ⊕ D11 ⊕ D12 ⊕ D13 ⊕ D14

PD ← Do ⊕ D3 ⊕ D4 ⊕ D7 ⊕ D9 ⊕ D10 ⊕ D13 ⊕ D15

PE ← D0 ⊕ D1 ⊕ D5 ⊕ D6 ⊕ D7 ⊕ D11 ⊕ D12 ⊕ D13

PF ← D2 ⊕ D3 ⊕ D4 ⊕ D5 ⊕ D6 ⊕ D14 ⊕ D15

PG1 ← D1 ⊕ D4 ⊕ D6 ⊕ D7

PG2 ← D1 ⊕ D2 ⊕ D3 ⊕ D5

PG3 ← D8 ⊕ D9 ⊕ D11 ⊕ D14

PG4 ← D10 ⊕ D12 ⊕ D13 ⊕ D15

Error Signals

 $\overline{\mathsf{ERROR}} : \leftarrow (\overline{\mathsf{S6}} \bullet \overline{(\mathsf{ID1} + \mathsf{ID2})}) \bullet \overline{\mathsf{S5}} \bullet \overline{\mathsf{S4}} \bullet \overline{\mathsf{S3}} \bullet \overline{\mathsf{S2}} \bullet \overline{\mathsf{S1}} \bullet \overline{\mathsf{S0}} + \mathsf{GENERATE} + \mathsf{INITIALIZE} + \mathsf{PASSTHRU}$

MULT ERROR:

(16 and 32-Bit Modes) ← ((S6 • ID1) ⊕ S5 ⊕ S4 ⊕ S3 ⊕ S2 ⊕ S1 ⊕ S0) (ERROR) + TOME + GENERATE +

PASSTHRU + INITIALIZE

MULT ERROR: (64-Bit Modes) ← TOME + GENERATE + PASSTHRU + INITIALIZE

					Hex	(0		1	2	2		3	ļ .	4		5	(3		7
					S ₆	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
		1		44.00	S5	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
		Sy	ndron	1e ^(1, 2)	S4	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
		1	Bits	3	S3	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
Щ	lex	S2	Sı	So																	
0	8	0	0	0									1		1	1		1			1
1	9	0	0	1			1			1			1	1	1	1		1		1	1
2	Α	0	1	0				1				1	1	1						1	1
3	В	0	1	1		1						1	1	1						1	1
. 4	С	1	0	0			1						1	1	1						1
5	D	1	0	1		1	1						1	1	1						1
6	Е	1	1	0		1			1		1	1	1	1			1		1	1	
7	F	1	1	1		1			1		1	1	1	1			1		1	1	1



2595 tbl 21 1. Se, Se, . So are internal syndromes except in Modes 010, 100, 101, 110, 111 (CODE IDz, ID1, ID0). In these modes, the syndromes are input over the

check bit lines. Se \leftarrow Ce, S5 \leftarrow C5, ... S1 \leftarrow C1, S0 \leftarrow Co. 2. The Se internal syndrome is always forced to 0 in CODE ID 000.

Table 15. TOME (Three or More Errors)

Generate				CODE ID0-2			
Mode (Check Bits)	000	010	011	100	101	110	111
SCo ←	PG2 ⊕ PG3	PG1 @ PG3	PG2 ⊕ PG4 ⊕ CB0	PG2 @ PG3	PG2 @ PG3	PG1 @ PG4	PG1 @ PG4
SC1 ←	PA	PA	PA ⊕ CB₁	PA	PA	PA	PA
SC2 ←	PD	PD	PD ⊕ CB2	PD	PD	PD	PD
SC3 ←	PE	PE	PE ⊕ CB3	PE	PE	PE	PE
SC4 ←	PF	PF	PF ⊕ CB4	PF	PF	PF	PF
SC5 ←	PC	PC	PC ⊕ CB5	PC	PC	PC	PC
SC6 ←	1	PB	PC ⊕ CB6	PB	PB	PB	PB

Table 16. Generate Mode (Check Bits)



MILITARY AND COMMERCIAL TEMPERATURE RANGES

T_45_17

						1-40-	17
Detect and Correct				CODE ID0-2			
Modes (Syndromes)	000	010	011(1)	100	101	110	111
SCo ←	PG2 ⊕ PG3 ⊕ Co	PG1 ⊕ PG3 ⊕ Co	PG2 ⊕ PG4 ⊕ CB0	PG2 ⊕ PG3 ⊕ Co	PG2 ⊕ PG3	PG1 @ PG4	PG1 @ PG4
SC1 ←	PA ⊕ C₁	PA ⊕ C₁	PA ⊕ CB₁	PA ⊕ Cı	PA	PA ⁻	PA
SC2 ←	PD ⊕ C2	PD ⊕ C2	PD ⊕ CB2	PD ⊕ C2	PD	PD	PD
SC3 ←	PE ⊕ C3	PE ⊕ C3	PE ⊕ CB3	PE ⊕ C ₃	PE	PE	PE
SC4 ←	PF⊕C4	PF⊕C4	PF ⊕ CB4	PF⊕C4	PF	PF	PF
SC5 ←	PC ⊕ C5	PC ⊕ C5	PC ⊕ CB5	PC ⊕ C5	PC	PC	PC
SC6 ←	1	PB ⊕ C ₆	PC ⊕ CB ₆	PB	PB	PB ⊕ C6	PB C6

1. In CODE ID2-0011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

Table 17. Detect and Correct Modes (Syndromes)

Diagnostic Detect				CODE ID0-2			
and Correct Mode	000	010	011(1)	100	101	110	111
SC₀ ←	PG2 ⊕ PG3 ⊕ DLo	PG1 @ PG3 @ DL0	PG2 ⊕ PG4 ⊕ CBo	PG2 ⊕ PG3 ⊕ DLo	PG2 ⊕ PG3	PG1 ⊕ PG4	PG₁ ⊕ PG₁
\$C₁ ←	PA ⊕ DL1	PA DL1	PA ⊕ CB₁	PA ⊕ DL1	PA	PA	PA
SC2 ←	PD ⊕ DL2	PD ⊕ DL2	PD ⊕ CB2	PD ⊕ DL2	PD	PD	PD
SC3 ←	PE ⊕ DL3	PE ⊕ DL3	PE ⊕ CB ₃	PE ⊕ DL3	PE	PE	PE
SC4 ←	PF ⊕ DL4	PF ⊕ DL4	PF ⊕ C84	PF ⊕ DL4	PF	PF	PF
SC5 ←	PDL ⊕ DL5	PC ⊕ DL5	PC ⊕ CBs	PC ⊕ DL5	PC	PC	PC
SC6 ←	1	PB ⊕ DL6	PC ⊕ CB ₆	PB	PB	PB ⊕ DL6	PB DL7

1. In CODE ID2-0 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

Table 18. Diagnostic Detect and Correct Mode

Diagnostic				CODE ID0-2			-	
Generate Mode	000	010	011(1)	100	101	110	111	
SCo ←	DLo	DLo	CB ₀	DLo	1	1	1	
SC1 ←	DL1	DL:	. CBı	DLı	1	1	1	
SC2 ←	DL2	DL2	CB2	DL2	1	1	1	
SC3 ←	DL3	DL3	СВз	DL3	1	1	1	
SC4 ←	DL4	DL4	CB4	DL4	1	1	1	
SC5 ←	DL5	DLs	CBs	DL5	1	1	1	
SC6 ←	1	DL6	CB ₆	1	1	DL6	DL7	

1. In CODE ID2-0 011 the Check Bit Latch is forced transparent; the Data Latch operates normally.

Table 19. Diagnostic Generate Mode

PASSTHRU				CODE ID0-2			
Mode	000	010	011(1)	100	101	110	111
SCo ←	Co	Co	CB ₀	Co	1	1	1
SC1 ←	C1	C ₁	CB ₁	C1	1	1	.1
SC2 ←	C2	C2	CB ₂	C2	1	1	1
SC3 ←	Сз	C ₃	СВз	Сз	1	1	1
SC4 ←	C4	C4	CB4	C4	1	1	1
SC5 ←	C5	C5	CBs	C5	1	1	1
SC ₆ ←	1	C ₆	CB6	1	1	C ₆	C ₆

NOTE:

1. In CODE ID2-0 011 the Check Bit Latch is forced transparent; the Data Latch operates normally

Table 20. PASSTHRU Mode

2595 tbl 26

2595 tb1 25

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

S2	S1	S5 S4 S3	0 0	0 0 1	0 1 0	0 1 1	1 0	1 0 1	1 1 0	1 1 1
0	0		_	_	-	5	-	11	14	_
0	1		_	1	2	6	8	12	١	
1	0		_	Γ	3	7	9	13	15	_
1	1			0	4	_	10	_	_	_

Table 21. CODE ID2-0 = 000

NOTE:

1. Unlisted S combinations are no correction.

S5

S4 2595 tbl 27

NOTE:

C2 C1 Сз

C2 C₁ C3

1. Unlisted Cn combinations are no correction.

Co

C₆

C₅

Ç4

C₆ C5

C4

2595 tbl 28

Table 22. CODE ID2-0 = 010

T-45-17

1	1		
1	1		
1	1		
0	1		
14	1		ļ
		i	١

S2 Sı S3

NOTE:

1. Unlisted S combinations are no correction.

2595 tbl 29

NOTE: 1. Unlisted Cn combinations are no correction.

> Сo

C6

C5

C4

C₃

C₁

C2


2595 tbl 30

Table 23, CODE ID2-0 = 011

Table 24. CODE ID2-0 = 100

n

Table 26. CODE ID2-0 = 110



NOTE:

1. Unlisted Cn combinations are no correction.

NOTE: 2595 tbl 31

1. Unlisted Cn combinations are no correction.

2595 tbl 32

Table 25. CODE ID2-0 = 101

Co C6 C5 C4 C2 C₁ Сз

1. Unlisted Cn combinations are no correction.

2595 tol 33

Table 27. CODE ID2-0 = 111

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to Vcc + 0.5	-0.5 to Vcc + 0.5	٧
Vcc	Power Supply Voltage	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ů
lour	DC Output Current	30	30	mΑ

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	5	pF
Cout	Output Capacitance	Vout = 0V	7	pF

NOTE:

2595 tol 35

1. This parameter is sampled and not 100% tested.

T-45-17

DC ELECTRICAL CHARACTERISTICS

Commercial: TA = 0°C to +70°C, Vcc = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, Vcc = $5.0V \pm 10\%$ VLC = 0.2V; VHC = VCC - 0.2V

Symbol	Parameter	Test Condi	tions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Le	vel ⁽⁴⁾	2.0	_	_	v
VIL	Input LOW Level	Guaranteed Logic LOW Lev	/el ⁽⁴⁾	-		0.8	V
lн	Input HIGH Current	Vcc = Max., Vin = Vcc		T-	0.1	10	μА
liL.	Input LOW Current	Vcc = Max., Vin = GND	Vcc = Max., Vin = GND		-0.1	-10	μА
Vон	Output HIGH Voltage	Vcc = Min.	IOH = −300μA	VHC	Vcc		v
	· ·	-	Юн = −6mA MIL.	2.4	4.3		1
			IOH = -6mA COM'L.	2.4	4.3	—	
Vol	Output LOW Voltage	Vcc = Min.	IOL = 300μA		GND	VLC	V
	,		IOL = 8mA MIL.		0.3	0.5	İ
			IOL = 8mA COM'L.		0.3	0.5	1
loz	Off State (High Impedance)	Vcc = Max.	Vo = 0V		-0.1	-20	μА
	Output Current		Vo = Vcc (Max.)		0.1	20	
los	Output Short Circuit Current	Vcc = Max., Vout = 0V ⁽³⁾		-20			mA

NOTES:

- For conditions shown as Max. or Min. use appropriate value specified under DC Electrical Characteristics.
 Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
 Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second. 3. Not more than one output should be shorted at one time. Duration of the short chour test should.

 4. These input levels should only be static tested in a noise-free environment. Guaranteed by design.

2595 tbl 36

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DC ELECTRICAL CHARACTERISTICS (Cont'd.)

T-45-17

Commercial: TA = 0°C to +70°C, Vcc = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, Vcc = $5.0V \pm 10\%$

VLC = 2.0V; VHC = VCC - 0.2V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Iccq	Quiescent Power Supply Current (CMOS) Inputs	VCC = Max. VHC ≤ VIN, VIN ≤ VLC fOP = 0		-	3.0	5.0	mA
Ісст	Quiescent Input Power Supply Current (per Input @ TTL High) ⁽³⁾	Vcc = Max., VIN = 3.4V, fop = 0					mA/ Input
ICCD	Dynamic Power Supply Current	Vcc = Max.	MIL.		5.0	8.5	mA/ MHz
		VHC \leq VIN, VIN \leq VLC Outputs Open, $\overrightarrow{OE} = L$	COM'L.	_	5.0	7.0	MITZ
lcc	Total Power Supply Current ⁽⁴⁾	Vcc = Max., fop = 10MHz Outputs Open, OE = L	MIL.	1	53	90	mA
		50% Duty Cycle VHC ≤ VIN, VIN ≤ VLC	COM'L.	_	53	75	
		Vcc = Max., for = 10MHz Outputs Open, \overline{OE} = L	MIL.		60	100	
		50% Duty Cycle Vin = 3.4V, Vin = 0.4V	COM'L.	-	60	85	

NOTES:

NOTES:

1. For conditions shown as Max. or Min. use appropriate value specified under DC Electrical Characteristics.

2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.

3. Icct is derived by measuring the total current with all the inputs tied together at 3.4V, subtracting out Icco, then dividing by the total number of inputs.

4. Total Supply Current is the sum of the Quiescent Current and the Dynamic Current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:

Icc = Icco + Icct (Nt x DH) + Icco (for)

DH = Data duty cycle TTL high period (VIN = 3.4V)

NT = Number of dynamic inputs driven at TTL levels

For = Operating frequency



2595 tbl 37

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-45-17

CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

- All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
- 2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
- 3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
- 4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using VIL ≤ 0V and VIH ≥ 3V for AC tests.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-45-17

IDT 39C60B AC ELECTRICAL CHARACTERISTICS

Temperature range: -55° C to $+125^{\circ}$ C; VCC = 5.0V \pm 10%

The inputs switch between 0V to 3V with signal measured at the 1.5V level.

MAXIMUM PROPAGATION DELAYS CL = 50pF

Γ				Το Οι	utput		
	From Input		SC0-7	DATA0-31	ERROF	MULT ERROR	Unit
Ĭ	DATA0-15		22	30(1)	22	25	пѕ
- [CB0-7 (CODE ID1, 0 = 00, 11)		14	26	20	24	ns
	CB0-7 (CODE ID1, 0 = 10)		14	19	20	24	ns
Ī	GENERATE		15	7	{	14 19	ns
ĺ	CORRECT Not Internal Control Mode		_	20	_	-	ns
	DIAG MODE and PASSTHRU Not Internal Control Mode		24	26	19	21 .	ns
	CODE ID 1,0		24	29	<u>26</u>	29	ns
	LEIN From latched to transparent		24	34	24	26	ns
	LEOUT From latched to transparent	1		13	» —	_	ns
	LEDIAG From latched to transparent	1	24	34.	24	26	ns
Internal Control	LEDIAG From latched to transparent	1	29	40	29	32	ns
Mode	DATA0-15 Via Diagnostic Latch		29		29	32	ns 2595 tol
Mode			29	40	29	32	

5

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

From Input			To Input (Latching Data)	Set-up Time	Hold Time	Unit
DATA0-15	/ _{///}	₹\	LEIN	6	4	ns
CBo-7 (not applic, to CODE ID1, 0	=11)	1		6	4	ns
DATA0-15	1. 1.	1	LEout	29	2	ns
CB0-7 (CODE ID 00, 11)		1		25	0	ns
CBo-7 (CODE ID 10)		1		25	0	ns
CORRECT	1	1		. 26	<u> </u>	ns
DIAG MODE		1 1		26	0	ns
CODE ID1,0] \		30	0	ns
LEIN	1] ₹	ľ	34		ns
DATA0-15			LEDIAG	6	4	ns

MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 5pF and correlated to CL = 5pF.

From Input	Enable	Disable	To Output	Enable Max.	Disable Max.	Unit
OE Byteoo-3	J	ſ	DAT0-15	15	12	ns
ŌEsc	Ţ	1	SC0-7	15	12	ns
IINIMUM PULSE	WIDTHS	 			Min.	2595 tbl
LEIN, LEOUT, LEI	DIAG	√\ (Pos	sitive-going pulse)		10	ns

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-45-17

IDT39C60B AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60B over the commercial operating range of 0°C to +70°C, with Vcc from 4.75V to 5.25V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V.

MAXIMUM COMBINATIONAL PROPAGATION

DELAYS CL = 500E

DELAYS CL = 50	To Output			
From Input	SC0–6	DATA0-15	ERROR	MULT
DATA0-15	18	25 ⁽¹⁾	18	20
CB0-6 (CODE ID2-0 000, 011)	12	22	17	20
CB ₀ -6 (CODE ID ₂ -0 010, 100, 101, 110, 111)	12	16	17	20
GENERATE	13			
CORRECT (Not Internal Control Mode)	1	17		_
DIAG MODE (Not Internal Control Mode)	20	22	16	19
PASSTHRU (Not Internal Control Mode)	20	22	16	19
CODE ID1-0	20	22	/22	24
LEIN (From latched to transparent)	20	28	20	22
LEOUT (From latched to transparent)		Ë.	1	i
LEDIAG (From latched to transparent; Not Internal Control Mode)	20	. 28	20	22
Internal Control Mode: LEDIAG (From latched to transparent)	24	33	24	27
Internal Control Mode: DATA0-15 (Via Diagnostic Latch)	24	33	24	27

NOTE:

MINIMUM SET-UP AND HOLD TIMES **RELATIVE TO LATCH ENABLES**

From Input	To (Latching Data)	Set-up Time	Hold Time
DATA0-15	LEIN	5	3
CB0-6	LEIN	5	3
DATA0-15	LEout	24	2
CB0-6 ' (CODE ID 000, 011)	LEout	21	0
CB0-6 (CODE ID 010, 100, 101, 110, 111)	LEout	21	0
CORRECT	LEout	22	0
DIAG MODE	LEOUT	22	0
PASSTHRU	LEout	22	0
CODE ID2-0	LEout	25	0
ÇLEIN	LEout	28	0
DATA0-15	LEDIAG	5	3
· · · · · · · · · · · · · · · · · · ·		·	2595 tbl 43

MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.


12	10
12	10
	·-

MINIMUM PULSE WIDTHS

LEIN, LEOUT, LEDIAG	8.
h	

^{1.} DATAIN to corrected DATAout measurement requires timing as shown

MILITARY AND COMMERCIAL TEMPERATURE RANGES





T-45-17

IDT39C60A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60A over the commercial operating range of 0°C to +70°C, with Vcc from 4.75V to 5.25V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V.

MAXIMUM COMBINATIONAL PROPAGATION DELAYS CL = 50pF

DELATS CL = 50		To C	Output	
From Input	SC0-6	DATA0-15	Error	MULT ERROR
DATA0-15	20	30 ⁽¹⁾	20	23
CB0-6 (CODE ID2-0 000, 011)	14	25	20	23
CB0-6 (CODE ID2-0 010, 100, 101, 110, 111)	14	18	20	23
GENERATE	15			_
CORRECT (Not Internal Control Mode)	-	20	1	1
DIAG MODE (Not Internal Control Mode)	22	25	18	21
PASSTHRU (Not Internal Control Mode)	22	25	18	21
CODE ID2-0	23	28	25	28
LEIN (From latched to transparent)	22	32	22	25
LEOUT (From latched to transparent)	1	13	. –	1
LEDIAG (From latched to transparent; Not Internal Control Mode)	22	32	22	25
Internal Control Mode: LEDIAG (From latched to transparent)	28	38	28	31
Internal Control Mode: DATA0-1s (Via Diagnostic Latch)	28	38	28	31

NOTE:

1. DATAIN to corrected DATAOUT measurement requires timing as shown

below.

MINIMUM SET-UP AND HOLD TIMES

RELATIVE TO LATCH ENABLES

From Input	To (Latching Data)	Set-up Time	Hold Time
DATA0-15	LEin	5	3
CB0-6	LEIN	5	3
DATA0-15	LEOUT	24	2
CB0-6 (CODE ID 000, 011)	LEout	21	0
CB0-6 (CODE ID 010, 100, 101, 110, 111)	LEour	21	0
CORRECT	LEout	22	0
DIAG MODE	LEout	22	0
PASSTHRU	LEout	22	0
CODE ID2-0	LEout	25	0
LEIN	LEout	28	0
DATA0-15	LEDIAG	5	3

MAXIMUM OUTPUT ENABLE/DISABLE TIMES


Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.

Input	Output	Enable	Disable
OE BYTE0, OE BYTE1	DATA015	24	21
ŌĒsc	SC0-6	24	21

2595 tbl 48

MINIMUM PULSE WIDTHS

LEIN, LEOUT, LEDIAG	12
<u> </u>	 2505 thi 40





T-45-17

IDT39C60A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60A over the military operating range of -55°C to +125°C, with Vcc from 4.5V to 5.5V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V.

MAXIMUM COMBINATIONAL PROPAGATION DELAYS CL = 50pF

DELAYS CL = 50	To Output			
P	20		<u> </u>	MULT
From Input	SC0-6	DATA0-15	ERROR	ERROR
DATA0-15	22	35 ⁽¹⁾	24	27
CB0-6 (CODE ID2-0 000, 011)	17	28	24	27
CB0-6 (CODE ID2-0 010, 100, 101, 110, 111)	17	20	24	27
GENERATE	20	_		_
CORRECT (Not Internal Control Mode)	1	25	_	-
DIAG MODE (Not Internal Control Mode)	25	28	21	24
PASSTHRU (Not Internal Control Mode)	25	28	21	24
CODE ID2-0	26	31	28	31
LEIN (From latched to transparent)	24	37	26	29
LEOUT (From latched to transparent)	_	16	_	_
LEDIAG (From latched to transparent; Not Internal Control Mode)	24	37	26	29
Internal Control Mode: LEDIAG (From latched to transparent)	30	43	32	35
Internal Control Mode: DATA0-15 (Via Diagnostic Latch)	30	43	32	35

NOTE:

•

MINIMUM SET-UP AND HOLD TIMES

RELATIVE TO LATCH ENABLES					
From Input	To (Latching Data)	Set-up Time	Hold Time		
DATA0-15	LEIN	5	3		
CB0-6	LEIN	5	3		
DATA0-15	LEour	27	2		
CB0-6 (CODE ID 000, 011)	LEout	24	0		
CB0-6 (CODE ID 010, 100, 101, 110, 111)	LEour	24	0		
CORRECT	LEour	25	0		
DIAG MODE	LEout	25	0		
PASSTHRU	LEour	25	0		
CODE ID2-0	LEout	28	0		
LEIN	LEout	30	0		
DATA0-15	LEDIAG	5	3		

2595 tbl 5

MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.


Input	Output	Enable	Disable
OE BYTE ₁	DATA0-15	28	25
OEsc	SC0-6	28	25

MINIMUM PULSE WIDTHS

LEIN, LEOUT, LEDIAG	12
	 2595 tbl 53

DATAIN to corrected DATAOUT measurement requires timing as shown below.

MILITARY AND COMMERCIAL TEMPERATURE RANGES



5.10



29

T-45-17

IDT39C60-1 AC ELECTRICAL

CHARACTERISTICS

(Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60-1 over the commercial operating range of 0°C to +70°C, with Vcc from 4.75V to 5.25V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V.

MAXIMUM COMBINATIONAL PROPAGATION DELAYS CL = 50pF

DELAYS CL = 50pF				
		To C	Dutput	
From Input	SC0-6	DATA0-15	ERROR	MULT ERROR
DATA0-15	28	52 ⁽¹⁾	25	50
CB0-6 (CODE ID2-0 000, 011)	23	50	23	47
CB0-6 (CODE ID2-0 010, 100, 101, 110, 111)	28	34	29	34
GENERATE	35			_
CORRECT (Not Internal Control Mode)	-	45	_	_
DIAG MODE (Not Internal Control Mode)	50	78	59	75
PASSTHRU (Not Internal Control Mode)	36	44	29	46
CODE ID2-0	61	90	60	80
LEIN (From latched to transparent)	39	72	39	59
LEOUT (From latched to transparent)	-	31	_	_
LEDIAG (From latched to transparent; Not Internal Control Mode)	45	78	45	65 -
Internal Control Mode: LEDIAG (From latched to transparent)	67 ⁻	96	66	- 86
Internal Control Mode: DATA0-15 (Via Diagnostic Latch)	67	96	66	86

NOTE:

1. DATAIN to corrected DATAOUT measurement requires timing as shown

MINIMUM SET-UP AND HOLD TIMES **RELATIVE TO LATCH ENABLES**

From Input	To (Latching Data)	Set-up Time	Hold Time
DATA0-15	LEIN .	6	7
CBo-6	LEIN	5	6
DATA0-15	LEOUT	34	5
CB0-6 (CODE ID 000, 011)	LEout	35	0
CB0-6 (CODE ID 010, 100, 101, 110, 111)	LEout	27	0
CORRECT	LEout	26	1
DIAG MODE	LEout	69	0
PASSTHRU	LEout	26	0
CODE ID2-0	LEout	81	0
LEIN	LEout	51	5
DATA0-15	LEDIAG	6	8

MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.

Input	Output	Enable	Disable
OE BYTE₀, OE BYTE₁	DATA0-15	30	30
ŌĒsc	SC0-6	30	30

2595 tbl 56

MINIMUM PULSE WIDTHS

LEIN, LEOUT, LEDIAG	15	
	2595 thl 57	

IDT39C60/-1/A/B 16-BIT CMOS DETECTION AND CORRECTION UNIT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOTES: Device Mode = "Correct" System Type = "Correct Always" Min. Period = 92ns (fMAX = 10.9MHz) IDT39C60-1 COMMERCIAL -- DATAIN TO CORRECTED Timing Parameter From To Min./ Max. DATAOUT TIMING (Two cycles shown) **OEBYTE** OEBYTE = High to DATAOUT Disabled OEBYTE = Low to DATAOUT Enabled DATAIN to Corrected DATAOUT -30 Max. Max. 30 -30-52 -52 Max. **DATA** Bus DATAOUT DATAIN DATAOUT DATAIN DATAOUT Min. Min. DATAIN Set-up to LEIN = Low DATAIN Hold to LEIN = Low 6 6 LEIN LEIN = High to DATAOUT
* = (Memory/System dependent) Max. to to to 2595 drw 15



IDT39C60-1 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60-1 over the military operating range of -55°C to +125°C, with Vcc from 4.5V to 5.5V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V.

MAXIMUM COMBINATIONAL PROPAGATION DELAYS CL = 50pF

DELATO OL = 30		To C	Dutput	
From Input	SCo-6	DATA0-15	ERROR	MULT
DATA0-15	31	59 ⁽¹⁾	28	56
CB0-6 (CODE ID2-0 000, 011)	25	55	25	50
CB0-6 (CODE ID2-0 010, 100, 101, 110, 111)	30	38	31	37
GENERATE	38		1	1
CORRECT (Not Internal Control Mode)	-	49	1	1
DIAG MODE (Not Internal Control Mode)	58	89	65	90
PASSTHRU (Not Internal Control Mode)	39	51	34	54
CODE ID2-0	69	100	68	90
LEIN (From latched to transparent)	39	82	43	66
LEOUT (From latched to transparent)	1	33	_	1
LEDIAG (From latched to transparent; Not Internal Control Mode)	50	88	49	72
Internal Control Mode: LEDIAG (From latched to transparent)	75	106	74	96
Internal Control Mode: DATA0-15 (Via Diagnostic Latch)	75	106	74	96

MINIMUM SET-UP AND HOLD TIMES **RELATIVE TO LATCH ENABLES**

From Input	To (Latching Data)	Set-up Time	Hold Time
DATA0-15	LEIN	7	7
CB0-6	LEIN	5	7
DATA0-15	LEout	39	5
CB0-6 (CODE ID 000, 011)	LEOUT	38	0
CB0-6 (CODE ID 010, 100, 101, 110, 111)	LEout	30	0
CORRECT	LEout	28	1
DIAG MODE	LEOUT	84	0
PASSTHRU	LEOUT	30	0
CODE ID2-0	LEOUT	89	0
LEIN	LEOUT	59	5
DATA0-15	LEDIAG	7	9

MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.

Input	Output	Enable	Disable
OE BYTE0, OE BYTE1	DATA0-15	35	35
ŌĒsc	SC0-6	35	35
L			


MINIMUM PULSE WIDTHS

LEIN, LEOUT,	LEDIAG	2595 th 61
LEIN, LEOUT.	1 EDIAC	15

NOTE:

1. DATAIN to corrected DATAout measurement requires timing as shown below.

MILITARY AND COMMERCIAL TEMPERATURE RANGES





T-45-17

IDT39C60 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance)

The tables below specify the guaranteed performance of the IDT39C60 over the commercial operating range of 0°C to +70°C, with Vcc from 4.75V to 5.25V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V.

MAXIMUM COMBINATIONAL PROPAGATION DEL AYS CI = 50pF

DELAYS CL = 50		To C	Output	
				MULT
From Input	SC0-6	DATA0-15	ERROR	ERROR
DATA0-15	32	65 ⁽¹⁾	32	50
CB0-6 (CODE ID2-0 000, 011)	28	56	29	47
CB0-6 (CODE ID2-0 010, 100, 101, 110, 111)	28	45	29	34
GENERATE	35		_	
CORRECT (Not Internal Control Mode)		45	1	_
DIAG MODE (Not Internal Control Mode)	50	78	59	75
PASSTHRU (Not Internal Control Mode)	36	44	29	46
CODE ID2-0	61	90	60	80
LEIN (From latched to transparent)	39	72	39	59
LEOUT (From latched to transparent)	_	31	_	
LEDIAG (From latched to transparent; Not Internal Control Mode)	45	78	45	65
Internal Control Mode: LEDIAG (From latched to transparent)	67	96	66	86
Internal Control Mode: DATA0-15 (Via Diagnostic Latch)	67	96	66	86

TE: 2595 d

MINIMUM SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

From Input	To (Latching Data)	Set-up Time	Hold Time
DATA0-15	LEIN	6	7
CB0-6	LEin	5	6
DATA0-15	LEout	44	5
CB0-6 (CODE ID 000, 011)	LEout	35	0
CB ₀ -6 (CODE ID 010, 100, 101, 110, 111)	LEour	27	0
CORRECT	LEout	26	1
DIAG MODE	LEOUT	69	0
PASSTHRU	LEOUT	26	0
CODE ID2-0	LEout	81	0
LEIN	LΕουτ	51	5
DATA0-15	LEDIAG	6	8

2595 thl 63

MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.

Input	Output	Enable	Disable
OE BYTE₀, OE BYTE₁	DATA0-15	30	30
ŌĒsc	SC0-6	30	30


2595 tbl 64

MINIMUM PULSE WIDTHS

LE	N, LEOUT, LEDIAG	15	
-		2595 tbl 65	

DATAIN to corrected DATAout measurement requires timing as shown below.

MILITARY AND COMMERCIAL TEMPERATURE RANGES





T-45-17

IDT39C60 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance)

The tables below specify the guaranteed performance of the IDT39C60 over the military operating range of -55°C to +125°C, with Vcc from 4.5V to 5.5V. All data are in nanoseconds, with inputs switching between 0V and 3V at 1V per nanosecond and measurements made at 1.5V.

MAXIMUM COMBINATIONAL PROPAGATION

DELAYS CL = 50)pF			
	To Output			
From Input	SC0-6	DATA0-15	ERROR	MULT ERROR
DATA0-15	35	73 ⁽¹⁾	36	56
CB0-6 (CODE ID2-0 000, 011)	30	61	31	50
CB0-6 (CODE ID2-0 010, 100, 101, 110, 111)	30	50	31	37
GENERATE	38			
CORRECT (Not Internal Control Mode)	1	49	-	-
DIAG MODE (Not Internal Control Mode)	58	89	65	90
PASSTHRU (Not Internal Control Mode)	39	51	34	54
CODE ID2-0	69	100	68	90
LEIN (From latched to transparent)	44	82	43	66
LEOUT (From latched to transparent)	-	33	_	
LEDIAG (From latched to transparent; Not Internal Control Mode)	50	88	49	72
Internal Control Mode: LEDIAG (From latched to transparent)	75	106	74	96
Internal Control Mode: DATA0-15 (Via Diagnostic Latch)	75	106	74	96
NOTE:		-		2595 tbl 6

MINIMUM SET-UP AND HOLD TIMES **RELATIVE TO LATCH ENABLES**

From Input	To (Latching Data)	Set-up Time	Hold Time
DATA0-15	LEIN	7	7
CB0-6	LEIN	5	7
DATA0-15	LEout	50	5
CB0-6 (CODE ID 000, 011)	LEOUT	38	0
CB0-6 (CODE ID 010, 100, 101, 110, 111)	LEOUT	30	0
CORRECT	LEout	28	1
DIAG MODE	LEout	84	0
PASSTHRU	LEOUT	30	0
CODE ID2-0	LEOUT	89	0
LEIN	LEOUT	59	5
DATA0-15	LEDIAG	7	9
		•	2595 tb1 6

MAXIMUM OUTPUT ENABLE/DISABLE TIMES

Output tests specified with CL = 5pF and measured to 0.5V change of output voltage level. Test performed with CL = 50pF and correlated to CL = 5pF.

Input	Output	Enable	Disable
ÖË BYTE₀, ÖE BYTE₁	DATA0-15	35	35
ŌĒsc	SC0-6	35	35


2595 tbl 68

MINIMUM PULSE WIDTHS

LEIN, LEOUT, LEDIAG	15	
	2595 thl 69	

^{1.} DATAIN to corrected DATAout measurement requires timing as shown below.

MILITARY AND COMMERCIAL TEMPERATURE RANGES





MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-45-17

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1V/ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 12

Test	Switch	
Open Drain Disable Low Enable Low	Closed	•
All Other Outputs	Open	
	2595	th!

IDT39C60 INPUT/OUTPUT INTERFACE CIRCUIT




Figure 10. Input Structure (All Inputs)





Figure 11. Output Structure

TEST CIRCUIT LOAD




DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance
RL = Termination resistance: should be equal to Zoυτ of the Pulse Generator

Figure 12.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ORDERING INFORMATION



2595 drw 22

