



HD66779

366-channel Source Driver
for 262,144-color Displays (64 grayscale)
for Amorphous Silicon,
Low-temperature Poly-silicon TFT Panels

REJxxxxxx-xxxxZ
Rev.1.00
June.13.2003

Description	4
Features	5
Block Diagram	6
Block Function	7
(1) External Display Interface (RGB –I/F)	7
(2) Control circuit	7
(3) Grayscale Voltage Generation Circuit	7
(4) Timing Generator	7
(5) LCD Driver Circuit	7
(6) VCOM oscillation generator circuit	7
(7) Level shifter circuit	7
(8) System interface clock synchronized serial circuit	8
Pin function	9
Pad Arrangement	16
PAD Coordinate	17
Instruction	19
Index: IR	19
Power save, Color control: R01h	19
Border color control (1): R02h	20
Border color control (2): R03h	20
LCD driving waveform control, Source output control: R04h	21
Gate Non Overlap Control, Border Color Control: R05h	22
Display Signal Select Control, Flame Control 1: R06h	23
Instruction List	26

HD66779

Reset Function	27
LCD Signal Timing Control Function	28
LCD Signal Timing Control Function	29
Power Control Function.....	30
Power control function (POC)	30
POC / VCOMG / LSENR/L output control.....	31
 Interface	32
RGB interface timing 1 (366ch x 2 / With Border)	32
RGB interface timing 2 (360ch x 2 / Without Border)	33
LCD panel interface timing 1 (366ch x 2 / With Border).....	34
LCD panel interface timing 2 (366ch x 2 / Without Border).....	35
DE transfer mode 1 (366ch x 2 / With Border)	36
DE transfer mode 2 (366ch x 2 / Without Border)	37
LCD panel interface timing while DE transfer mode 1 (With Border).....	38
LCD panel interface timing while DE transfer mode 2 (Without Border).....	39
LCD panel interface timing while DE transfer mode 3	40
 Serial Peripheral Interface (SPI) Function	41
Settings for Data Shift Direction/Boder mode	43
LCD AC Drive.....	44
LCD Display Signal Control.....	45
Grayscale Amplifier Configuration	46
 The Relationship between Input Data and Output Level.....	47
Voltage calculation formula (positive polarity)	48
Voltage calculation formula (Negative polarity)	49
 System Configuration Examples.....	50
System Configuration Example 1	50
System Configuration Example 2	51
System Configuration Example 3	52
System Configuration Example 4	53
System Configuration Example 5	54
 Vcom Generation	55
Voltage Application and insulation sequence	56
Absolute Maximum Ratings	57

HD66779

Electrical characteristics	58
DC characteristics.....	58
Serial Peripheral Interface Timing Characteristics	60
Reset Timing Characteristics.....	60
RGB interface timing characteristics	60
Switching characteristics	61
LCD driver output characteristics.....	61
 Notes to Electrical Characteristics	62
Timing diagram	65
Serial Peripheral Interface Operation	65
Reset Operation	65
Interfacing Operation.....	66
Switching Operation.....	66
LCD Driver Output Characteristics	67

HD66779

Description

The HD66779 is a channel source driver LSI compliant to 366-channel graphics display on TFT LCD in 262,144 colors. With an internal timing controller, the HD66779 can adjust LCD signals to an optimum timing.

The HD66779 incorporates 18-bit RGB interface (VSYNC, HSYNC, DOTCLK, ENABLE, and PD 17-0) for moving picture display. As a system interface with microcomputer, the HD66779 adopts a serial interface which enables high quality display and low power consumption through instruction settings.

The HD66779 enables precise management of power by software, which makes this LSI the best solution for medium or small-sized portable products such as digital cellular phones or PDA supporting WWW browser, where long battery life is major concern.

Features


- 366-channel output built-in liquid-crystal display driver circuit
- 6-bit (grayscale data) x RGB data
- 18-bit built-in RGB Interface for moving picture display: VSYNC, HSYNC, DOTCLK, ENABLE, PD17-0
- multicolor display: 262,144 colors simultaneously available
- Built-in timing controller: adjust LCD signals to an optimized timing
- 10 reference power supply voltage pins enables optimum γ compensation according to liquid crystal characteristics
- System interface: Serial Peripheral Interface (SPI)
- Border display: 6-channel border display by mode setting
- Cascade connection
- Reversible source-driver shift direction
- Built-in level shift circuit for LCD signals
- Built-in Vcom generating circuit
- Raster-row inversion drive
- High-speed operation: 10MHz Max.
- Power supply voltage range

Input voltage level

- Logic power supply voltage: $V_{CC} = 2.5V \sim 3.6V$
- Source driver power supply voltage: $DDVDH = 3.5V \sim 5.5V$
- Gate driver power supply voltage: $V_{GH} - V_{GL} = 16V \sim 35V$
 $V_{GH} - AGND = 8V \sim 20V$
 $V_{GL} - AGND = -15V \sim -8V$

Output voltage level

- Output for LCD display panel: $SOUT1-4R/L = V_{GL} \sim V_{GH}$
 $LSOUT1-4R/L, M = GND \sim V_{CC}$
- Source output $S1 \text{ to } S366 = AGND + 0.3 \sim DDVDH - 0.3$
- VCOMS output voltage $V_{COMS} = AGND \sim DDVDH$


Block Diagram

Block Function

(1) External Display Interface (RGB –I/F)

The HD66779 incorporates RGB-I/F as an external interface for moving picture display. In the RGB-I/F mode, the HD66779 operates in synchronization with externally supplied signals (VSYNC, HSYNC, and DOTCLK), and takes in data according to data enable signal (ENABLE). See “RGB interface timing” for details.

The correspondence between input and output data is as follows.



(2) Control circuit

Generate internal control signal from each signal.

(3) Grayscale Voltage Generation Circuit

Generates positive-polarity 64 grayscales and negative-polarity 64 grayscales by dividing external input voltage with resistors to enable display in 262,144 colors. See the “Grayscale Amplifier Configuration” for details.

(4) Timing Generator

Generate timing signals for LCD display operation.

(5) LCD Driver Circuit

The LCD driver circuit comprises a 366-source-output (S1-S366) driver. Line-latch display pattern data and output drive waveform. The shift direction of source output is changeable, i.e. (S1, S2, S3) to (S364, S365, S366) or (S364, S365, S366) to (S1, S2, S3), depending on the assembly.

(6) VCOM oscillation generator circuit

Generate oscillation signal VcomS to further generate Vcom, which is supplied to the TFT common electrode. Alternate at amplitude of either VcomR or GND level depending on the AC frequency signal.

(7) Level shifter circuit

Change operation voltage level from that of logic circuit “Vcc to GND” to that of gate drive circuit “VGH to VGL”.

(8) System interface clock synchronized serial circuit

Interfacing with a microcomputer enables register setting for each mode setting.

HD66779

Pin function

Signals	Number of pins	I/O	Connected to	Function
DDVDH	1	I	Power supply	Power supply for the source driver. DDVDH = +3.5 ~ +5.5V. Make sure VGH ≥ DDVDH ≥ VCC.
AGND	1	I	Power supply	Ground for the source driver. AGND = 0V.
Vcc	1	I	Power supply	Power supply for the logic. Vcc = +2.5V ~ +3.6V Make sure VGH ≥ DDVDH ≥ VCC.
GND	1	I	Power supply	Ground for the logic. GND = 0V.
VGH	1	I	Power supply	Power supply for a level shifter. VGH = +8.0V ~+20V Make sure VGH ≥ DDVDH ≥ VCC.
VGL	1	I	Power supply	Power supply for a level shifter. VGL = -15V ~ - 8.0V
VcomR	1	I	Power supply	Input high level of VcomS
VcomRC	1	O	Stabilizing capacitor	Output high level of VcomS
VcomS	1	O	Capacitor	Amplitude signal for alternating operation. Serve as a power supply for the electrode pair (common) of TFT display by coupling with an external circuit.
RESET	1	I	MPU or external CR circuit	Reset pins. Initialized while "Low". Power-on reset required after turning on the power supply.
VREF0P-4P VREF0N-4N	10	I	Power supply	Power supply for γ compensation. Must observe the following relationships when supplying voltage. <ul style="list-style-type: none"> · DDVDH-0.3V ≥ VREF0P>VREF1P>VREF2P>VREF3P> VREF4P ≥ AGND+0.3V · DDVDH-0.3V ≥ VREF0N > VREF1N > VREF2N> VREF3N > VREF4N ≥ AGND +0.3V · DDVDH-1.0V ≥ VREF1P,VREF1N VREF3P, VREF3N ≥ GND + 1.0V
TEST1, 5-15 TESTM2 TESTSM2	14	I	GND	Test pins. Must be fixed to GND level.
VTES,VTEST, COMP, TS1-0 COMM	6	O	Open	Test pins. Must be disconnected.
VCOMMH, VCOMHC, VEQ, VCOMC	4	O	Open	Test pins. Must be disconnected.

HD66779

Signals	Number of pins	I/O	Connected to	Function						
TESTG1-3R	6	O	Open	Test pins. Must be disconnected.						
TESTG1-3L										
TESTS	1	O	Open	Test pin. Must be disconnected.						
TESTPS	2	I	Vcc	Test pin. Must be fixed to the Vcc level.						
TEST4										
S1 ~ S366	366	O	LCD	<p>Output voltage applied to liquid crystal.</p> <p>The shift direction of source output is changeable with SHL pin.</p> <p>SHL = "High": (S1, S2, S3) to (S364, S365, S366)</p> <p>SHL = "Low": (S364, S365, S366) to (S1, S2, S3)</p>						
BMODE1	1	I	GND or Vcc	<p>Select border mode.</p> <p>BMODE1 = "High": border display (360ch display + 6-ch border)</p> <p>BMODE1 = "Low": No border display (360ch)</p> <p>Border display lasts 320H.</p>						
BMODE2	1	I	GND or Vcc	<p>Select pins used for the border mode.</p> <p>BMODE2 = "High": Right side</p> <p>BMODE2 = "Low": Left side</p>						
BMODE3	1	I	GND or Vcc	<p>Select the border color while using DE transfer mode.</p> <p>With normally white display, BMODE3 = "High": BLACK</p> <p>BMODE3 = "Low": WHITE</p> <p>While using DE transfer mode, 6-channel (2RGB) border color is made on the left/right sides only.</p>						
POC	1	I	MPU or Vcc	<p>Power control signal.</p> <p>POC = "High": Normal mode</p> <p>POC = "Low": Power control mode</p> <p>When POC = "L", Non-lit display is shown (white display in normally white mode). For details, see "Power Control Mode".</p> <p>The initialized value for the border is "1" for all.</p>						
SHL	1	I	GND or Vcc	<p>Control the shift direction of display data.</p> <p>SHL = "High": (S364,S365,S366) to (S1,S2,S3)</p> <p>SHL = "Low": (S1,S2,S3) to (S364, S365, S366)</p>						
VCOMG	1	I	GND or Vcc	<p>Vcom generator enable signal</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>VCOMG</th> <th>Vcom output</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Vcom generating</td> </tr> <tr> <td>L</td> <td>GND</td> </tr> </tbody> </table>	VCOMG	Vcom output	H	Vcom generating	L	GND
VCOMG	Vcom output									
H	Vcom generating									
L	GND									
CHREG	1	I	GND or Vcc	<p>Switch between the pin setting and the register setting.</p> <p>CHREG = "High": Register setting is valid.</p> <p>All pin settings are made invalid.</p> <p>CHREG = "Low": The settings for pins, POC, POS, BP, GAON, GIF1-0, CLW1-0, SDT1-0 are valid.</p>						

HD66779

Signals	Number of pins	I/O	Connected to	Function
VSYNC	1	I	MPU	Frame synchronizing signal. "Low" active signal.
H SYNC	1	I	MPU	Line synchronizing signal. "Low" active signal.
DOTCLK	1	I	MPU	Dot clock signal. The timing for reading data is selected with DPL pin.
PD17 ~ PD0	18	I	MPU	Input display data of 6-bit (grayscale) x 3 pixels. As data is transferred with these pins, unused pins must be fixed to either "Vcc" or "GND" level.
				PD17 to PD12 PD11 to PD6 PD5 to PD0 <hr/> MSB.....LSB MSB.....LSB MSB.....LSB <hr/> S (3n+1) S (3n+2) Sn (3n+3)
				* n = 0 to 121
ENABLE (DE)	1	I	MPU	Data enable signal.
				EPL ENABLE Data write <hr/> L L Valid L H Invalid H L Invalid H H Valid
EI01/2	2	I/O	HD66779	Start pulse signal. SHL signal controls the switch between input and output. When the signal is used as output, output the H pulse and start up the next raster-row driver.
				SHL EI01 EI02 <hr/> L Input Output H Output Input
				When using EI0/2 as input, use as start pulse input or fix to Vcc level.
DPL	1	I	GND or Vcc	Set the polarity of DOTCLK pin while receiving data (PD17 to 0). DPL = "Low": Read data at DOTCLK falling edge. DPL = "High": Read data at DOTCLK rising edge.
EPL	1	I	GND or Vcc	Set the polarity of ENABLE pin while receiving data (PD17 to 0). EPL = "L": When ENABLE = "L", data write is valid. When ENABLE = "H", data write is invalid. EPL = "H": When ENABLE = "L", data write is invalid. When ENABLE = "H", data write is valid.

HD66779

Signals	Number of pins	I/O	Connected to	Function																				
BP	1	I	GND or Vcc	<p>Set a back porch during vertical period.</p> <p>BL = "L": Back porch = 4 Receive data (PD17 to 0) after 4H after VSYNC assertion</p> <p>BL = "H": Back porch = 8 Receive data (PD17 to 0) after 8H after VSYNC assertion</p> <p>* In the DE transfer mode (SSMD1 = "H"), BP setting is made invalid.</p>																				
CLW0/1	2	I	GND or Vcc	<p>Set the delay amount of the output signal from SOUT2/ SOUT3.</p> <p>Delay amount</p> <table border="1"> <thead> <tr> <th>CLW1</th><th>CLW0</th><th>Delay time</th><th>5MHz (e.g.)</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>0μS</td><td>0 clock</td></tr> <tr> <td>L</td><td>H</td><td>2.0μS</td><td>10clocks</td></tr> <tr> <td>H</td><td>L</td><td>4.0μS</td><td>20 clocks</td></tr> <tr> <td>H</td><td>H</td><td>6.0μS</td><td>30 clocks</td></tr> </tbody> </table> <p>* The delay time changes depending on the frequency of DOTCLK.</p>	CLW1	CLW0	Delay time	5MHz (e.g.)	L	L	0μS	0 clock	L	H	2.0μS	10clocks	H	L	4.0μS	20 clocks	H	H	6.0μS	30 clocks
CLW1	CLW0	Delay time	5MHz (e.g.)																					
L	L	0μS	0 clock																					
L	H	2.0μS	10clocks																					
H	L	4.0μS	20 clocks																					
H	H	6.0μS	30 clocks																					
SDT0/1	2	I	GND or Vcc	<p>Set the delay amount of source output.</p> <p>Delay amount</p> <table border="1"> <thead> <tr> <th>SDT1</th><th>SDT0</th><th>Delay time</th><th>5MHz (e.g.)</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>2.0μS</td><td>10 clocks</td></tr> <tr> <td>L</td><td>H</td><td>3.0μS</td><td>15 clocks</td></tr> <tr> <td>H</td><td>L</td><td>4.0μS</td><td>20 clocks</td></tr> <tr> <td>H</td><td>H</td><td>5.0μS</td><td>25 clocks</td></tr> </tbody> </table> <p>* The delay time changes depending on the frequency of DOTCLK.</p>	SDT1	SDT0	Delay time	5MHz (e.g.)	L	L	2.0μS	10 clocks	L	H	3.0μS	15 clocks	H	L	4.0μS	20 clocks	H	H	5.0μS	25 clocks
SDT1	SDT0	Delay time	5MHz (e.g.)																					
L	L	2.0μS	10 clocks																					
L	H	3.0μS	15 clocks																					
H	L	4.0μS	20 clocks																					
H	H	5.0μS	25 clocks																					
ML MR	2	O	Power supply or open	<p>AC cycle clock signal. (Output logic level)</p> <p>ML and MR output a same signal. Due to chip layout, ML and MR are arranged on the left and right sides respectively. Use either one of them and leave the other open.</p>																				
SOUT1L SOUT1R	2	O	Gate circuit	<p>Frame pulse signal for LCD display. (Level shifter output with operational voltage amplitude VGH-VGL).</p> <p>SOUT1L and SOUT1R output a same signal. Due to chip layout, SOUT1L and SOUT1R are arranged on the left and right sides respectively. Use either one of them and leave the other open. The LSEL/LSER pin function enables to halt output from either one or both.</p>																				

HD66779

Signals	Number of pins	I/O	Connected to	Function
SOUT2R	2	O	Gate circuit	Line cycle clock signal for LCD display. (Level shifter output with operational voltage amplitude VGH-VGL). The line cycle mode is changeable by the combination of gate interface output select signal pins (GIF0, GIF1).
SOUT2L				SOUT2L and SOUT2R output a same signal. Due to chip layout, SOUT2L and SOUT2R are arranged on the left and right sides respectively. Use either one of them and left the other open. The LSEL/LSER pin function enables to halt output from either one or both.
SOUT3R	2	O	Gate circuit	Signal for LCD display. (Level shifter output with operational voltage amplitude VGH-VGL). The switch between line cycle mode and Gate-all-on control signal is made by the combination of gate interface output select signal pins (GIF0, GIF1).
SOUT3L				SOUT3L and SOUT3R output a same signal. Due to chip layout, SOUT3L and SOUT3R are arranged on the left and right sides respectively. Use either one of them and left the other open. The LSEL/LSER pin function enables to halt output from either one or both.
SOUT4R	2	O	Gate circuit	Signal for LCD display. (Level shifter output with operational voltage amplitude VGH-VGL). The switch between gate off control signal and Gate-all-on control signal is made by the combination of gate interface output select signal pins (GIF0, GIF1).
SOUT4L				SOUT4L and SOUT4R output a same signal. Due to chip layout, SOUT4L and SOUT4R are arranged on the left and right sides respectively. Use either one of them and left the other open. The LSEL/LSER pin function enables to halt output from either one or both.
LSENR	1	I	GND or Vcc	Level shifter enable signal. LSENR = "H": SOUT1/2/3/4R = level shifter output LSENR = "L": SOUT1/2/3/4/R = "VGL" output
LSENL	1	I	GND or Vcc	Level shifter enable signal. LSENL = "H": SOUT1/2/3/4L = Level shifter output LSENL = "L": SOUT1/2/3/4L = "VGL" output
GIF0/1	2	I	MPU or Vcc or GND	Select display signal.
				GIF1 GIF0 L/SOUT2 L/SOUT3 L/SOUT4
				L L Line cycle clock 1 Line cycle clock 2 open
				L H Line cycle clock 1 Line cycle clock 2 Gate off signal
				H L Line cycle clock 1 Line cycle clock 2 Gate all on
				H H Line cycle clock 3 Gate all on Gate off signal


HD66779

Signals	Number of pins	I/O	Connected to	Function
LSOUT1R	2	O	Gate circuit	Frame pulse signal for LCD display. (Output logic level)
LSOUT1L				LSOU1L and LSOUT1R output a same signal. Due to chip layout, LSOUT1L and LSOUT1R are arranged on the left and right sides respectively. Use either one of them and leave the other open.
LSTO12R	2	O	Gate circuit	Line cycle clock signal for LCD display. (Output logic level)
LSOUT2L				The line cycle mode is changeable by the combination of gate interface output select signal pins (GIF0, GIF1). LSOUT2L and LSOUT2R output a same signal. Due to chip layout, LSOUT2L and LSOUT2R are arranged on the left and right sides respectively. Use either one of them and leave the other open.
LSOUT3R	2	O	Gate circuit	Signal for LCD display. (Output logic level).
LSOUT3L				The switch between line cycle mode and Gate-all-on control signal is made by the combination of gate interface output select signal pins (GIF0, GIF1). SOUT3L and SOUT3R output a same signal. Due to chip layout, SOUT3L and SOUT3R are arranged on the left and right sides respectively. Use either one of them and leave the other open.
LSOUT4R	2	O	Gate circuit	Signal for LCD display. (Output logic level).
LSOUT4L				The switch between gate off control signal and Gate-all-on control signal is made by the combination of gate interface output select signal pins (GIF0, GIF1). LSOUT4L and LSOUT4R output a same signal. Due to chip layout, LSOUT4L and LSOUT4R are arranged on the left and right sides respectively. Use either one of them and leave the other open.
GAON	1	I	MPU or GND	Gate-all-on signal. GAON = "1": Gate output signal "H" GAON = "0": Gate output signal "L" Output from SOUT3/4 and LSOUT3/4.
DUMMY1-12	12	O	-	Test pins. Must be disconnected.
IM1, IM0(ID)	2	I	GND or Vcc	Select interfacing mode with MPU.
				IM1 IM0/ID MPU interfacing mode Pins
			GND ID	Serial Peripheral Interface (SPI) SDI/SCL
			Vcc *	Border color setting (DE transfer mode) BMODE3
				Use IM0 pin to make a device code ID setting. RGB I/F mode: Use IM1 = GND. DE transfer mode: Use IM1 = Vcc.

HD66779

Signals	Number of pins	I/O	Connected to	Function
CS	1	I	MPU	Chip selection signal for Serial Peripheral Interface (SPI). "Low": Select (accessible) "High": (inaccessible) When not used, fix to the "Vcc" level.
SCL	1	I	MPU	Synchronizing clock signal for Serial Peripheral Interface (SPI). When not used, fix to the "Vcc" level.
SDI	1	I	MPU	Serial data input pin (SDI) for Serial Peripheral Interface (SPI). When not used, fix it to the "Vcc" level.
SSMD1	1	I	MPU or GND	Specify the transfer mode. SSMD1 = "H": DE transfer mode (Serial Peripheral Interface (SPI) is not available) SSMD1 = "L": RGB I/F mode (Serial Peripheral Interface (SPI) is available.)

Pad Arrangement



HD66779

Instruction

The HD66779 incorporates interface with microcomputer, which enables instruction setting to realize high-quality display and low power consumption. With regard to settings and timing of interface, see “Serial Peripheral Interface (SPI) Function”.

The instruction setting can not be made in DE transfer mode.

Index: IR

	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
Instruction	0	0	0	0	0	0	0	0	0	0	0	0	0	ID2	ID1	ID0
Initialized value	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Specifies an index register to be accessed. Do not try to access to the register to which instruction is not assigned.

Power save, Color control: R01h

	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
Instruction	0	0	0	0	0	0	POC	1	0	0	0	0	0	0	0	0
Initialized value	-	-	-	-	-	-	0	-	-	-	-	-	-	-	-	-

POC: Power control function.

POC = “1”: Normal operation mode. Both input/output interfaces are operable.

POC = “0”: Power control mode. White display is shown for the entire screen.

Note 1) When “CHREG” = “H”, “POC” of instruction register R01 become valid.

Note 2) See “Power Control Function” for details.

Note 3) The setting becomes effective in the next VSYNC assert timing.

HD66779

Border color control (1): R02h

	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
Instruction	0	0	0	0	0	0	0	0	0	0	BCO L17	BCO L16	BCO L15	BCO L14	BCO L13	BCO L12
Initialized value	-	-	-	-	-	-	-	-	-	1	1	1	1	1	1	

Border color control (2): R03h

	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
Instruction	0	0	BCO L11	BCO L10	BCO L9	BCO L8	BCO L7	BCO L6	0	0	BCO L5	BCO L4	BCO L3	BCO L2	BCO L1	BCO L0
Initialized value	-	-	1	1	1	1	1	1	-	-	1	1	1	1	1	1

BCOL17-0: Set value for the border color.

The assignment of the value to each register is as follows.

BCOL17-12: S (3n+1)

BCOL11-6: S (3n+2)

BCOL5-0: S (3n+3)

Note 1) The border pin assignment changes according to the setting for the border color control.

BMODE2 = "H": n = 0 to 1

BMODE2 = "L": n = 120 to 121

Note 2) Vertical border area is made by 2 raster-rows each at the top and bottom of the screen.

Note 3) Horizontal border area is made by 6 channels (two RGBs) each at the left and right sides of the screen.


Note 4) The settings for the border control must be made during non-display period.

Note 5) The setting becomes effective from the next VSYNC assert timing.

Note 6) The setting is invalid while the border function is not used.

Note 7) The border color control function is valid only in RGBI/F mode.

The set values are assigned as follows.



HD66779

LCD driving waveform control, Source output control: R04h

	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
Instruction	0	0	0	0	0	0	NW1	NW0	0	0	0	0	RB3	RB2	RB1	RB0
Initialized value	-	-	-	-	-	-	0	1	-	-	-	-	1	0	0	0

NW2-0: Selects AC timing.

NW1	NW0	Alternating timing
0	0	Frame inversion
0	1	Inversion by line
1	0	Inversion by 2 lines
1	1	Setting disabled

Note 1) For details, see "LCD AC drive".

Note 2) The setting becomes effective from the next VSYNC assert timing.

BP3-0: Set the blank period (back porch) in the following figure. BP3-0 set the number of raster-rows for the back porch. The number of raster-rows for the back porch should be:

14 raster-rows \geq the number of raster-rows for the back porch – the number of raster-rows for the border \geq 2 raster-rows


Note 1) When "CHREG" = "H", instruction registers "BP3", "BP2", "BP1", "BP0" become valid.

When "CHREG" = "L", "BP" pin function becomes valid.

("BP"= 0: back porch 4 lines, "BP"=1: back porch 8 lines)

Note 2) A front porch lasts from the end of the display pixel transfer to the next VSYNC assert.

Note 3) The setting becomes effective from the next assert timing.



HD66779

BP3	BP2	BP1	BP0	Back porch line
0	0	0	0	Setting disabled
0	0	0	1	Setting disabled
0	0	1	0	Two lines
0	0	1	1	Three lines
0	1	0	0	Four lines
1	1	0	0	12 lines
1	1	0	1	13 lines
1	1	1	0	14 lines
1	1	1	1	Setting disabled

Gate Non Overlap Control, Border Color Control: R05h

	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
Instruction	0	0	0	DTE	0	0	NO1	NO0	0	0	0	0	0	0	0	GAO N
Initialized value	-	-	-	1	-	-	0	0	-	-	-	-	-	-	-	0

DTE : Output gate off signal.

“DTE” = “0”: Fix to GND.

“DTE” = “1”: Output gate off signal.


The setting becomes effective from the next VSYNC assert timing.

NO1-0: Set the non-overlap period of gate off signal.

NO1	NO0	Amount of non-overlap	
		Delay time	5MHz (e.g.)
0	0	0μs	0 clock
0	1	4.0μs	20 clocks
1	0	6.0μs	30 clocks
1	1	8.0μs	40 clocks

Note) The delay time changes according to the DOTCLK frequency.

HD66779



Note) When the setting is made with pins, the non-overlap amount of gate off signal equals to that set with CLW1-0.

GAON: Output gate-all-on signal.

GAON = "0": Gate output signal L/SOUT4 = "0"

GAON = "1": Gate output signal L/SOUT4 = "1"

Note 1) When "CHREG" = "H", "GAON" of instruction register R05 becomes valid.

Note 2) With regard to the selection of output pin, see "LCD display signal control".

Note 3) The setting becomes effective from the next VSYNC assert timing.

Display Signal Select Control, Flame Control 1: R06h

	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
Instruction	0	0	DSC 1	DSC 0	0	0	GIF1	GIF0	FHN	0	FTH 1	FTH 0	0	0	FWH 1	FWH 0
Initialized value	-	-	0	1	-	-	0	0	1	-	1	0	-	-	1	1

DSC1-0: Controls start/halt of LCD signals.

DSC1	DSC0	Selective signal for LCD display
0	0	Halt LCD display signal
0	1	SOUT1/2/3/4
1	0	LSOUT 1/2/3/4
1	1	L/SOUT1/2/3/4

Note 1) SOUT1/2/3/4 is a level shifter output (voltage between VGH and VGL), and LSOUT1/2/3/4 is a logic output (voltage between Vcc and GND).

Note 2) The setting becomes effective from the next VSYNC assert timing.

HD66779


GIF1-0: Select the function of LCD display signal.

GIF1	GIF0	L/SOUT2	L/SOUT3	L/SOUT4
0	0	Line frequency clock 1	Line frequency clock 2	Disconnect pins
0	1	Line frequency clock 1	Line frequency clock 2	Get off signal
1	0	Line frequency clock 1	Line frequency clock 2	Gate All On
1	1	Line frequency clock 3	Gate All On	Gate off signal

Note 1) When "CHREG" = "H", "GIF1" and "GIF0" of instruction registers R06 become effective.

Note 2) The setting becomes effective from the next VSYNC assert timing.

Note 3) When "GIF1-0" = 11, "FHN" = "0"(1H assert).



GIF1-0: timing chart

HD66779

FHN: Set the assert period of SOUT1 signal (frame timing signal) during horizontal period.

FHN = “0”: the assert available for 1H period.

FHN = “1”: the assert available for 2H period.

The setting becomes effective from the next VSYNC assert timing. The assert period is 2H in DE transfer mode (1H, when GIF1-0 = “11”).

FTI1-0: Set the assert timing of SOUT1 signal (frame timing signal) during horizontal period.

FTI1	FTI0	Assert timing	
		Delay time	5MHz (e.g.)
0	0	0μs	0 clock
0	1	1.5μs	7.5 clocks
1	0	3.5μs	17.5 clocks
1	1	7.5μs	37.5 clocks

Note) The delay time changes according to the DOTCLK frequency.

The setting becomes effective from the next VSYNC assert timing.

FWI1-0: Set the pulse width of SOUT1 signal (frame timing signal) during “High”.

FWI1	FWI0	“High” period	
		Delay time	5MHz (Ex.)
0	0	2μs	10 clocks
0	1	8μs	40 clocks
1	0	16μs	80 clocks
1	1	Until the end of 1H period	—

The setting becomes effective from the next VSYNC assert timing.

Instruction List

	index	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
R01h	Power control Color control	0	0	0	0	0	0	0	0	0	0	0	0	0	ID2	ID1	ID0
R02h	Border color control (1)	0	0	0	0	0	0	0	0	0	BCOL17	BCOL16	BCOL15	BCOL14	BCOL13	BCOL12	
R03h	Border color control (2)	0	0	BCOL11	BCOL10	BCOL9	BCOL8	BCOL7	BCOL6	0	0	BCOL5	BCOL4	BCOL3	BCOL2	BCOL1	BCOL0
R04h	LCD drive AC control, Display control	0	0	0	0	0	0	NW1 0	NW0 1	0	0	0	0	*BP3 1	*BP2 0	*BP1 0	*BP0 0
R05h	Gate output non-overlap control, All gate ON control	0	0	0	DTE 1	0	0	NO1 0	NO0 1	0	0	0	0	0	0	0	*GAON 0
R06h	Signal select control for LCD display, FLM control	0	0	DSC1 0	DSC0 1	0	0	*GIF1 0	*GIF0 0	FHN 1	FTI1 1	FTI0 0	0	0	FWI1 1	FWI0 1	

Note 1) The initialized value is shown at the bottom of each instruction bit cell.

Note 2) Do not try to access to the register where instruction setting is disabled.

Note 3) The setting in the instruction bit with “*” conflicts with the pin setting. When the pin “CHREG” is set to “H”, the setting of the instruction bit takes precedence over the pin setting.

Note 4) In the DE transfer mode, the setting of the bit without “*” is not changeable and initialized value is retained.

Reset Function

The HD66779 is internally initialized with the input of RESET. During reset period, the internal state of the HD66779 is busy and no external access is accepted. With the reset input to the HD66779, the settings for the gate-driver/power supply IC are not automatically initialized and separate resetting is required for the gate-driver/power supply IC. The reset input period must be held for 1 ms at least. Do not transfer initialized instruction sets or data during the power-on reset when power is turned on.

1. Initial state of instruction set : See description for each instruction

2. Initial level of output pin :

LCD display output:	SOUT1-4R/L	Output “VGL” level.
	LSOUT1-4R/L	Output “GND”level.
AC drive amplitude signal	VCOMS	Output “GND” level.

LCD Signal Output Timing Control Function

Adjust output timing of LCD display signal with external pins.

CLW0/1: Set output position of line cycle clock for display.


CLW1	CLW0	Delay amount	
		Delay time	5MHz (e.g.)
L	L	0 µS	0 clock
L	H	2.0 µS	10 clocks
H	L	4.0 µS	20 clocks
H	H	6.0 µS	30 clocks

Note) The delay time changes according to the DOTCLK frequency.

SDT0/1: Set output position of source output.


SDT1	SDT0	Delay amount	
		Delay time	5MHz (e.g.)
L	L	2 µS	10 clocks
L	H	3.0 µS	15 clocks
H	L	4.0 µS	20 clocks
H	H	5.0 µS	25 clocks

Note) The delay time changes according to the DOTCLK frequency.



LCD Signal Timing Control Function

The timing chart of control signals is illustrated as follows.



Note 1) There are some constraints when the pin setting is effective.

- L/SOUT1 (Frame) signal is FHN = "1" (2H assert)
- When FTI1-0 = "10" (DE transfer mode: FTI1-0 = "00"), FWI1-0 = "11".
- The non-overlap amount of L/SOUT4 (gate-off signal) equals to that set by CLW1-0.

Note 2) There are some constraints when GIF1-0 = "11".

- FHN = "0" (1H assert) irrespective of the pin setting and SPI setting (FHN = "1").
- When the pin setting is effective, FTI1-0 = "00", FWI1-0 = "11".


Power Control Function

Power control function (POC)

When POC = "L", a white display is shown.

Note 1) The panel display signal (SOUT*) is output normally.

Note 2) The set value of POC changes with VSYNC and the source output becomes effective from the next timing.



HD66779

POC / VCOMG / LSENR/L output control

The relationship among these signals is as follows.

Source output (Sn) and Vcom output (VCOMS) control by POC

Input	Output		
POC	Operation mode	Source output (Sn)	Vcom output
0	Power control mode	WHITE	VCOMS
1	Normal operation mode	Input data or Border data	VCOMS

Panel display signal (SOUT*/LSOUT*) control by LSENL/LSENR

Input		Output			
		VGH-VGL		Vcc-GND	
LSENL	LSENR	SOUT1/2/3/4L	SOUT1/2/3/4R	LSOUT1/2/3/4L	LSOUT1/2/3/4R
0	0	VGL	VGL	Vcc – GND	Vcc - GND
0	1	VGL	VGH – VGL		
1	0	VGH – VGL	VGL		
1	1	VGH – VGL	VGH – VGL		

VCOM (VCOMS) control by VCOMG


Input	Output
VCOMG	VCOMS
0	GND
1	VCOMS

Interface

RGB interface timing 1 (366ch x 2 / With Border)

The timing chart of RGB interface signal is as follows.

The value for the border is the one received through SPI.



VLW: VSYNC "Low" period

HLW: HSYNC "Low" period


HBP: Horizontal period back porch

HFP: Horizontal period front porch

BD: Border Area

RGB interface timing 2 (360ch x 2 / Without Border)

The timing chart of signals in RGB interface is as follows.



VLW: VSYNC "Low" period

HLW: HSYNC "Low" period


HBP: Horizontal period back porch

HFP: Horizontal period front porch

LCD panel interface timing 1 (366ch x 2 / With Border)

The timing chart of RGB interface signal is as follows.


The value for the border is the one received through SPI.



Note) See "LCD Signal Timing Control Function" for details of setting the timing.

LCD panel interface timing 2 (366ch x 2 / Without Border)

The timing chart of RGB interface signal and LCD panel signal is as follows.




Note) See "LCD Signal Timing Control Function" for details of setting the timing.

DE transfer mode 1 (366ch x 2 / With Border)


The timing chart of DE transfer mode signal is as follows.

The border color in DE transfer mode is either black or white to be switched with BMODE3 pin.



DE transfer mode 2 (366ch x 2 / Without Border)

The timing chart of DE transfer mode signal is as follows.




LCD panel interface timing while DE transfer mode 1 (With Border)

The relationship between the DE transfer mode signal and the LCD panel signal is as follows.

Note 1) The border color control while using DE transfer mode is on the 6 channels each at left and right side.


Note 2) The border color in DE transfer mode is only black and white to be switched with BMODE3 pin.



Note) See "LCD Signal Timing Control Function" for details of setting the timing.

LCD panel interface timing while DE transfer mode 2 (Without Border)


The relationship between the DE transfer mode signal and the LCD panel signal is as follows.



Note) See "LCD Signal Timing Control Function" for details of setting the timing.

LCD panel interface timing while DE transfer mode 3

The relationship between the DE transfer mode signal, gate driver outputs and the LCD panel signal is as follows.



Note) See "LCD Signal Timing Control Function" for details of setting the timing.

HD66779

Serial Peripheral Interface (SPI) Function

(Only available with RGB I/F)

Serial Peripheral Interface (SPI) transfer is made by setting IM1/ pin to the GND level. The interfacing is executed through chip select line (CS*), serial transfer clock line (SCL), and serial input data (SDI). The HD66779 initiates serial data transfer by recognizing the falling edge of CS* input as a start and then start the transfer of the start byte. The condition for the end of data transfer is that the HD66779 recognizes the rising edge of CS* input as an end of transfer.

The HD66779 is selected when the 6-bit chip address in the start byte from the transmission side and the 6-bit device identification code assigned to the HD66779 are compared and matches with each other. The HD66779, when selected, receives data from the subsequent data string. The least significant bit of the identification code can be specified with ID pin. The upper five bits of the device ID code must be 01110. The 7th bit of the start byte is assigned to the selection of HD66779's register (RS) and when this bit is set to 0, index register write is executed and when this bit is set to 1, instruction write is executed. Accordingly, two chip addresses must be assigned to one HD66779.

After receiving the start byte, the HD66779 receives and transfers data by byte. The transfer data format is MSB first. The instruction of the HD66779 comprise 16 bits. The instruction is executed internally after 2-byte (D15-0) transfer with MSB first.

Start byte format

Example of transfer bit	S	1	2	3	4	5	6	7	8
Start byte format	Start	Device ID code				RS	0		
		0	1	1	1	0	ID		

Note) ID bit is selected with IM0/ID pins.


RS bit function

RS	Function
0	Set Index register
1	Instruction write


HD66779

Data format for Serial Peripheral Interface (SPI)

Instruction



Cclock synchronized sreal transfer (Basic Transfer)



Settings for Data Shift Direction/Boder mode


The data shift direction is changeable by setting according to the panel size and the assembly.

The border color control is only on the 6 channels (2RGBs) each at the left and right sides in DE transfer mode. See page 53, "System Configuration Example 4".

BMODE 1	SHL	Panel Configuration Example (without border)	Make settings for Data shift direction & Border mode only with pin settings
L	L	<p>TFT Panel 720ch (240RGB)</p> <p>S1 → S360 Chip Top S1 → S360 Chip Top</p>	Possible
L	H	<p>TFT Panel 720ch (240RGB)</p> <p>S7 ← S366 Chip Top S7 ← S366 Chip Top</p>	Possible
BMODE 1	SHL	Panel Configuration Example (with border)	Make settings for Data shift direction & Border mode only with pin settings
H	L	<p>TFT Panel 720ch (240RGB)</p> <p>S1 → S7 → S366 Chip Top S1 → S360 → S366 Chip Top</p> <p>BMODE2="L"</p>	Impossible
H	H	<p>TFT Panel 720ch (240RGB)</p> <p>S1 ← S7 ← S366 Chip Top S1 ← S360 ← S366 Chip Top</p> <p>BMODE2="L" BMODE2="H"</p>	Impossible

LCD AC Drive

The HD66779 supports n-raster-row inversion AC drive to alternate signals by arbitrary n raster-rows, where “n” is from 1 to 2, in addition to LCD inversion drive by frame. When deciding the number of “n”, by which alternation occurs, with NW bit, check the quality of display on the actual LCD panel. If the number of raster rows for alternation is set small, the LCD alternation frequency becomes high and the charged/discharged current will increase on the LCD cell.



LCD Display Signal Control

The HD66779 allows selection of an optimum LCD display signal for the configuration of a system. See “Display Signal Select Control” in the “Instruction” section, with regard to the timing of signal.


Register setting

DSC1	DSC0	GIF1	GIF0	Level shifter voltage output (VGH-VGL)			Logic voltage output (Vcc-GND)		
				SOUT2	SOUT3	SOUT4	LSOUT2	LSOUT3	LSOUT4
0	0	0	0	—	—	—	—	—	—
		0	1	—	—	—	—	—	—
		1	0	—	—	—	—	—	—
		1	1	—	—	—	—	—	—
0	1	0	0	Line cycle clock 1	Line cycle clock 2	—	—	—	—
		0	1	Line cycle clock 1	Line cycle clock 2	Gate off signal	—	—	—
		1	0	Line cycle clock 1	Line cycle clock 2	Gate-all-on signal	—	—	—
		1	1	Line cycle clock 3	Gate-all-on signal	Gate off signal	—	—	—
1	0	0	0	—	—	—	Line cycle clock 1	Line cycle clock 2	—
		0	1	—	—	—	Line cycle clock 1	Line cycle clock 2	Gate off signal
		1	0	—	—	—	Line cycle clock 1	Line cycle clock 2	Gate-all-on signal
		1	1	—	—	—	Line cycle clock 3	Gate all ON signal	Gate off signal
1	1	0	0	Line cycle clock 1	Line cycle clock 2	—	Line cycle clock 1	Line cycle clock 2	—
		0	1	Line cycle clock 1	Line cycle clock 2	Gate off signal	Line cycle clock 1	Line cycle clock 2	Gate off signal
		1	0	Line cycle clock 1	Line cycle clock 2	Gate all ON signal	Line cycle clock 1	Line cycle clock 2	Gate-all-on signal
		1	1	Line cycle clock 3	Gate-all-on signal	Gate off signal	Line cycle clock 3	Gate-all-on signal	Gate off signal

Note) Leave open for “—”.

Grayscale Amplifier Configuration


The following figure illustrates the configuration of a grayscale amplifier. The input power into VREF0P ~ VREF4P, VREF0N ~ VREF4N is divided internally with internal resistor of HD66779 to generate voltages from V0 to V63.



Note) Electric potential must be supplied externally to all VREF0P~VREF4P, VREF0N~VREF4N.

The Relationship between Input Data and Output Level

The following figure shows the relationship between the pixel data and the source output level.



Voltage calculation formula (positive polarity)

Grayscale voltage	Formula
V0	VREF0P
V1	$V15+(V0-V15)*(134/154)$
V2	$V15+(V0-V15)*(124/154)$
V3	$V15+(V0-V15)*(114/154)$
V4	$V15+(V0-V15)*(104/154)$
V5	$V15+(V0-V15)*(94/154)$
V6	$V15+(V0-V15)*(84/154)$
V7	$V15+(V0-V15)*(74/154)$
V8	$V15+(V0-V15)*(64/154)$
V9	$V15+(V0-V15)*(54/154)$
V10	$V15+(V0-V15)*(44/154)$
V11	$V15+(V0-V15)*(34/154)$
V12	$V15+(V0-V15)*(25/154)$
V13	$V15+(V0-V15)*(16/154)$
V14	$V15+(V0-V15)*(8/154)$
V15	VREF1P
V16	$V31+(V15-V31)*(77/84)$
V17	$V31+(V15-V31)*(70/84)$
V18	$V31+(V15-V31)*(63/84)$
V19	$V31+(V15-V31)*(57/84)$
V20	$V31+(V15-V31)*(51/84)$
V21	$V31+(V15-V31)*(45/84)$
V22	$V31+(V15-V31)*(39/84)$
V23	$V31+(V15-V31)*(34/84)$
V24	$V31+(V15-V31)*(29/84)$
V25	$V31+(V15-V31)*(24/84)$
V26	$V31+(V15-V31)*(20/84)$
V27	$V31+(V15-V31)*(16/84)$
V28	$V31+(V15-V31)*(12/84)$
V29	$V31+(V15-V31)*(8/84)$
V30	$V31+(V15-V31)*(4/84)$
V31	VREF2P
V32	$V48+(V31-V48)*(55/59)$
V33	$V48+(V31-V48)*(51/59)$
V34	$V48+(V31-V48)*(47/59)$
V35	$V48+(V31-V48)*(44/59)$
V36	$V48+(V31-V48)*(41/59)$
V37	$V48+(V31-V48)*(38/59)$
V38	$V48+(V31-V48)*(35/59)$
V39	$V48+(V31-V48)*(32/59)$
V40	$V48+(V31-V48)*(29/59)$
V41	$V48+(V31-V48)*(26/59)$
V42	$V48+(V31-V48)*(23/59)$
V43	$V48+(V31-V48)*(20/59)$
V44	$V48+(V31-V48)*(16/59)$
V45	$V48+(V31-V48)*(12/59)$
V46	$V48+(V31-V48)*(8/59)$
V47	$V48+(V31-V48)*(4/59)$
V48	VREF3P
V49	$V63+(V48-V63)*(85/89)$
V50	$V63+(V48-V63)*(81/89)$
V51	$V63+(V48-V63)*(77/89)$
V52	$V63+(V48-V63)*(73/89)$
V53	$V63+(V48-V63)*(69/89)$
V54	$V63+(V48-V63)*(64/89)$
V55	$V63+(V48-V63)*(59/89)$
V56	$V63+(V48-V63)*(54/89)$
V57	$V63+(V48-V63)*(48/89)$
V58	$V63+(V48-V63)*(42/89)$
V59	$V63+(V48-V63)*(35/89)$
V60	$V63+(V48-V63)*(28/89)$
V61	$V63+(V48-V63)*(21/89)$
V62	$V63+(V48-V63)*(14/89)$
V63	VREF4P

Note: the following relationship must be observed.

DVDH-0.3V>=VREF0P>VREF1P>VREF2P>VREF3P>VREF4P>=GND-0.3V
 DVDH-0.3V>=VREF0N>VREF1N>VREF2N>VREF3N>VREF4N>=GND+0.3V
 DVDH-1.0V>=VREF1P, VREF1N
 VREF3P, VREF3N>=GND+1.0V
 Vn-Vn-1>20mV(n=0-62)

Voltage calculation formula (Negative polarity)

Grayscale voltage	Formula
V0	VREF0N
V1	V15+ (V0-V15) * (75/89)
V2	V15+ (V0-V15) * (68/89)
V3	V15+ (V0-V15) * (61/89)
V4	V15+ (V0-V15) * (54/89)
V5	V15+ (V0-V15) * (47/89)
V6	V15+ (V0-V15) * (41/89)
V7	V15+ (V0-V15) * (35/89)
V8	V15+ (V0-V15) * (30/89)
V9	V15+ (V0-V15) * (25/89)
V10	V15+ (V0-V15) * (20/89)
V11	V15+ (V0-V15) * (16/89)
V12	V15+ (V0-V15) * (12/89)
V13	V15+ (V0-V15) * (8/89)
V14	V15+ (V0-V15) * (4/89)
V15	VREF1N
V16	V32+ (V15-V32) * (55/59)
V17	V32+ (V15-V32) * (51/59)
V18	V32+ (V15-V32) * (47/59)
V19	V32+ (V15-V32) * (43/59)
V20	V32+ (V15-V32) * (39/59)
V21	V32+ (V15-V32) * (36/59)
V22	V32+ (V15-V32) * (33/59)
V23	V32+ (V15-V32) * (30/59)
V24	V32+ (V15-V32) * (27/59)
V25	V32+ (V15-V32) * (24/59)
V26	V32+ (V15-V32) * (21/59)
V27	V32+ (V15-V32) * (18/59)
V28	V32+ (V15-V32) * (15/59)
V29	V32+ (V15-V32) * (12/59)
V30	V32+ (V15-V32) * (8/59)
V31	V32+ (V15-V32) * (4/59)
V32	VREF2N
V33	V48+ (V32-V48) * (80/84)
V34	V48+ (V32-V48) * (76/84)
V35	V48+ (V32-V48) * (72/84)
V36	V48+ (V32-V48) * (68/84)
V37	V48+ (V32-V48) * (64/84)
V38	V48+ (V32-V48) * (60/84)
V39	V48+ (V32-V48) * (55/84)
V40	V48+ (V32-V48) * (50/84)
V41	V48+ (V32-V48) * (45/84)
V42	V48+ (V32-V48) * (39/84)
V43	V48+ (V32-V48) * (33/84)
V44	V48+ (V32-V48) * (27/84)
V45	V48+ (V32-V48) * (21/84)
V46	V48+ (V32-V48) * (14/84)
V47	V48+ (V32-V48) * (7/84)
V48	VREF3N
V49	V63+ (V48-V63) * (146/154)
V50	V63+ (V48-V63) * (138/154)
V51	V63+ (V48-V63) * (129/154)
V52	V63+ (V48-V63) * (120/154)
V53	V63+ (V48-V63) * (110/154)
V54	V63+ (V48-V63) * (100/154)
V55	V63+ (V48-V63) * (90/154)
V56	V63+ (V48-V63) * (80/154)
V57	V63+ (V48-V63) * (70/154)
V58	V63+ (V48-V63) * (60/154)
V59	V63+ (V48-V63) * (50/154)
V60	V63+ (V48-V63) * (40/154)
V61	V63+ (V48-V63) * (30/154)
V62	V63+ (V48-V63) * (20/154)
V63	VREF4N

Note: the following relationship must be observed.

DDVDH-0.3V>=VREF0P>VREF1P>VREF2P>VREF3P>VREF4P>=GND- 0.3V

DDVDH-0.3V>=VREF0N>VREF1N>VREF2N>VREF3N>VREF4N>=GND- 0.3V

DDVDH-1.0V>=VREF1P, VREF1N

VREF3P, VREF3N>=GND-1.0V


Vn-Vn+1>20mV(n=0-62)

System Configuration Examples

System Configuration Example 1

240(horizontal) x 320(vertical) pixels only with pin settings, No SPI

The following figure illustrates an example of adopting HD66779 for TFT-LCD panel with an incorporated gate driver.




HD66779

System Configuration Example 2

240(horizontal) x 320(vertical) pixels with SPI

The following figure illustrates an example of adopting HD66779 for TFT-LCD panel with an incorporated gate driver.




HD66779

System Configuration Example 3

120(horizontal) x 160(vertical) pixels only with pin settings, No SPI

The following figure illustrates an example of adopting HD66779 for TFT-LCD panel with an incorporated gate driver.



HD66779


System Configuration Example 4

120(horizontal) x 160(vertical) pixels only with pin settings, DE transfer mode

The following figure illustrates an example of adopting HD66779 for TFT-LCD panel with an incorporated gate driver.

Note 1) The border color control while using DE transfer mode is on the 6 channels each at left and right side.

Note 2) The border color in DE transfer mode is only black and white to be switched with BMODE3 pin.



HD66779


System Configuration Example 5

240(horizontal) x 320(vertical) pixels only with pin settings, DE transfer mode

The following figure illustrates an example of adopting HD66779 for TFT-LCD panel with an incorporated gate driver.


Note 1) The border color control while using DE transfer mode is on the 6 channels each at left and right side.

Note 2) The border color in DE transfer mode is only black and white to be switched with BMODE3 pin.



Vcom Generation


Vcom is generated from VcomR, a reference voltage of Vcom, by coupling method with an external circuit, which is supplied with the TFT display common electrode.



The external capacitor "C1" must be lowered to GND when VcomS is halted.

Voltage Application and insulation sequence

The voltage application/insulation sequence illustrated as follows must be observed.



Absolute Maximum Ratings

Items	Symbol	Unit	Rated value	Notes
Power supply voltage (1)	Vcc	V	- 0.3 ~ +4.3	(1), (2)
Power supply voltage (2)	DDVDH-GND	V	- 0.3 ~ + 6.0	(1), (3)
Power supply voltage (3)	VGH-AGND	V	- 0.3 ~ + 22.0	(1), (4)
Power supply voltage (4)	AGND-VGL	V	- 0.3 ~ + 16.5	(1), (5)
Input voltage	Vt	V	- 0.3 ~ Vcc + 0.3	(1)
Operational temperature	Topr	°C	- 40 ~ +85	(1), (6)
Storage temperature	Tstg	°C	- 55 ~ +110	(1)

Note1: If the LSI is used above these absolute maximum ratings, it may be permanently damaged. Using the LSI within the limit of electrical characteristics is strongly recommended during normal operation.

The use of LSI under a condition above the limit may lead to malfunction and loss of credibility of LSI.

Note2: Vcc (High) \geq GND (Low) must be observed.

Note3: DDVDH (High) \geq GND (Low) must be observed.

Note4: VGH (High) \geq AGND (Low) must be observed.

Note5: AGND (High) \geq VGL (Low) must be observed.

Note6: The DC/AC characteristics of die and wafer products is guaranteed at 85 °C.

Electrical characteristics

DC characteristics

Vcc = 2.5V ~ 3.6V, Ta = -40°C ~ +85°C: See Note 1

Items	Symbol	Unit	Measurement Condition	min.	typ.	max.	Notes	
Input "High" level voltage	V _{IH}	V	Vcc = 2.5V ~ 3.6V	0.7Vcc		Vcc	(2),(3)	
Input "Low" level voltage	V _{IL}	V	Vcc = 2.5V ~ 3.6V	-0.3		0.15Vcc	(2),(3)	
Output "High" level voltage	V _{OH}	V	IOH = -0.1mA	0.7Vcc			(2)	
Output "Low" level voltage	V _{OL}	V	IOL = 0.1mA			0.15Vcc	(2)	
input/output leak current	I _{LI}	µA	Vin = 0 ~ Vcc	-5		5	(4)	
Current Consumption (Vcc ~ GND)	Normal operation mode	I _{OP}	mA	Vcc = 3V, DDVDH = 5H, VGH = 12V, VGL = -8V, DOTCLK = 8MHz, 1H period = 45µS, 366ch Ta = 25°C		1.1	1.35	(5)
	Static state	I _{ST}	µA	Vcc = 3V, DDVDH = 5V, VGH = 12V, VGL = -8V, DOTCLK = 8MHz, 1H period = 45µS, 366ch Ta = 25°C		5	10	(5)
LCD power supply voltage (DDVDH ~ AGND)	DDVDH – AGND	I _{DDP}	mA	Vcc = 3V, DDVDH = 5V, VGH = 12V, VGL = -8V, DOTCLK = 8MHz, 1H period = 45µS, 366ch Ta = 25°C		1.7	1.9	(5)
	AGND – VGL	I _{VLP}	µA	Vcc = 3V, DDVDH = 5V, VGH = 12V, VGL = -8V, DOTCLK = 8MHz, 1H period = 45µS, 366ch Ta = 25°C		80	110	(5)

HD66779

Items	Symbol	Unit	Measurement Condition	min.	typ.	max.	Notes
LCD power supply voltage (DDVDH ~ AGND)	VGH - AGND	I_{VHP}	μA	Vcc = 3V, DDVDH = 5V, VGH = 12V, VGL = -8V, DOTCLK = 8MHz, 1H period = 45 μS , 366ch Ta = 25°C	80	110	(5)
Output voltage difference	ΔV_o	mV			+/-15	+/-25	(7)
Average output voltage fluctuation	$\Delta V\Delta$	mV			+/-15		(8)

Serial Peripheral Interface Timing Characteristics

V_{CC} = 2.5 ~ 3.6 V

Item	Symbol	Unit	Timing diagram	Min	Typ	Max
Serial clock cycle time	t_{SCYC}	μs	Figure 1	0.2	—	40
Serial clock “High”-level pulse width	t_{SCH}	ns	Figure 1	80	—	—
Serial clock “Low”-level pulse width	t_{SCL}	ns	Figure 1	80	—	—
Serial clock rise/fall time	t_{scr}, t_{scf}	ns	Figure 1	—	—	40
Chip select set up time	t_{CSU}	ns	Figure 1	40	—	—
Chip select hold time	t_{CH}	ns	Figure 1	120	—	—
Serial input data set up time	t_{SISU}	ns	Figure 1	60	—	—
Serial input data hold time	t_{SIH}	ns	Figure 1	60	—	—

Reset Timing Characteristics

V_{CC} = 2.5 to 3.6 V

Item	Symbol	Unit	Timing diagram	Min	Typ	Max
Reset “Low”-level width	t_{RES}	ms	Figure 2	1	—	—
Reset rise time	t_{rRES}	μs	Figure 2	—	—	10

RGB interface timing characteristics

RGB interface, V_{CC} = 2.5V ~ 3.6V

Item	Symbol	Unit	Timing diagram	min.	typ.	max.
VSYNC/HSYNC Set up time	t_{SYNCS}	ns	Figure 3	20	—	—
ENABLE Set up time	t_{ENS}	ns	Figure 3	30	—	—
ENABLE Hold time	t_{ENH}	ns	Figure 3	30	—	—
DOTCLK “Low”-level pulse width	$PWDL$	ns	Figure 3	40	—	—
DOTCLK “High”-level pulse width	$PWDH$	ns	Figure 3	40	—	—
DOTCLK cycle time	t_{CYCD}	ns	Figure 3	100	—	—
Data Set up time	t_{PDS}	ns	Figure 3	30	—	—
Data Hole time	t_{PDH}	ns	Figure 3	30	—	—
DOTCLK, VSYNC, HSYNC rise/fall time	$trgbr, trgbf$	ns	Figure 3	—	—	25

HD66779

Switching characteristics

RGB interface, Vcc = 2.5V to 3.6 V


Item	Symbol	Unit	Timing diagram	min.	typ.	max.
Start pulse set up time	tSWS	ns	Figure 4	20	—	—
Start pulse delay time	tSWO	ns	Figure 4	—	—	80

LCD driver output characteristics

Item	Symbol	Unit	Test Condition	min.	typ.	max.	Note
Driver output delay time	tDD	μs	Vcc = 3V, DDVDH = 5V, VGH = 8V, VGL = 0V, Ta = 25°C, DOTCLK = 8MHz, All pins undergo a same change from same grayscale level Time required to reach +/- 25 mV during VCOMS polarity change Load resistance R = 10kΩ, Load capacity 50pF	—	20	35	(10)


Notes to Electrical Characteristics

1. The DC/AC electrical characteristics of bare die and wafer products are guaranteed at 85°C.
2. The following figures illustrate the configurations of I pin, I/O pin, and O pin.




HD66779

3. TEST, IM1, IM0/ID pins must be grounded or connected to Vcc.
4. This excludes the current through output drive MOS.
5. This excludes the current through the input/output units. The input level must be fixed to a certain level because penetrating current increases in the input circuit when CMOS input level takes a middle level. The current consumption is unchanged irrespective of "High" or "Low" of CS*pin while the HD66779 is not accessed through interface pins.
6. The relationship between operational condition and current consumption is as follows.




7. The output voltage difference is the difference in the neighboring output voltages for a same display (within a chip). The output voltage difference in offset cancel operation is within +/- 10mV.
8. The average output voltage fluctuation is the difference in the average output voltages among different chips. The average output voltage is an average voltage within a chip for a same display. This value is just for a referential purpose.
9. This applies to the case when clocks are supplied externally.




10. The LCD driver output delay time depends on the load on the LCD panel. Check the quality of display on the actual LCD panel before making settings for the frame frequency and one-line cycle.

HD66779




Load circuit for
AC characteristics measurement

Data bus: PD17-0



Load circuit for
LCD driver output characteristics measurement

LCD output : S1-S366



Timing diagram

Serial Peripheral Interface Operation




Figure 1

Reset Operation




Figure 2

Interfacing Operation




Figure 3

Switching Operation




Figure 4

LCD Driver Output Characteristics




Figure 5

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



<http://www.renesas.com>

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan.
Colophon 0.0

Revision Record

Rev.	Date	Page	Contents of Modification	Approved by
0.2	2002.10.25		First issue	
0.3	2002.12.13	4 5 6 7 8 10 12 13 15 17 19 20 21 22 24 25 26 29 30 33 34 35 40 40	<p>Figure 1: Change "POS" to "TESTPS"</p> <p>Change the explanation for (1) External Display Interface.</p> <p>Add "TESTPS" to Table 1.</p> <p>Add "When using border display, display period is 320H." to Function of BMODE1.</p> <p>Delete "POS" from Table 1.</p> <p>Change Function of DOTCLK.</p> <p>Add "(DE)" to the Signal name "ENABLE".</p> <p>Add "When using DE transfer mode (SSMD1 = "H"), BP setting is invalid." to Function of BP.</p> <p>Change Function of GAON.</p> <p>Revise PAD arrangement figure to Rev.0.1.</p> <p>Revise Pad coordinate (Input) to Rev. 0.1.</p> <p>Delete "POS" from Figure 5.</p> <p>Delete the explanation of "POS".</p> <p>Change "14 lines>=BP>=2 lines" in the explanation of BP3-0 to "14 lines >= Number of back porch lines minus number of border lines".</p> <p>Change the waveform of SOUT4 upside down in Figure 12.</p> <p>Change the note added to Figure 12.</p> <p>Add a note "" to the explanation of FHN.</p> <p>Delete "**POS" and "0" in bit 9 of R01h, and add "1" instead of "POS".</p> <p>Delete "Source output: S1 - S366 Output "GND" level" from 2. Initial level of output pin.</p> <p>Change Figure 16 and its note.</p> <p>Delete the explanation of "Power save function (POS)".</p> <p>Change Figure 18.</p> <p>Delete Table 13 and add new Table 13, 14, and 15.</p> <p>Add "For the detail setting of timing, refer to "Signal timing control function for LCD display" to Figure 21."</p> <p>Add the same note added to Figure 21 to Figure 22.</p> <p>Add the same note added to Figure 21 to Figure 25.</p> <p>Add the same note added to Figure 21 to Figure 26.</p> <p>Add the same note added to Figure 21 to Figure 27.</p> <p>Delete Table 17(old) Wire setting.</p> <p>Correct Table 18.</p>	

HD66779

Rev.	Date	Page	Contents of Modification	Approved by
0.3	2002.12.13	51 53 54 55 57 60	Correct "VCC" to "VCC, IN" in Figure 44. Change Table 22. (T.B.D → Decided) Change Table 23 and 24. (T.B.D →Decided) Change Talbe 24, 25, and 26. (T.B.D → Decided) Correct "+/- 2m" to "+/- 10m" in note 7. Change Figure 56 and 57.	
1.0	2002.6.13	9 5, 14, 19, 26, 32~35, 54, 57 58, 60, 61, 63, 64, 67	Error Correction. Change "GND" to "Vcc" to which TEST4 is connected. Change "TEST1, 4-15" to "TEST1, 5-15" and number of pins from "15" to "14". Addition to function column. "Make sure VGH ≥ DDVDH ≥ VCC" Error Corrections Addition of measurement to the electrical characteristics tables where marked with "TBD".	