




2.5V 18-Bit Bus Interface Flip-Flop with 3-State Outputs

Product Features

- PI74AVC+16823 is designed for low voltage operation, $V_{CC} = 1.65 \text{V} \text{ to } 3.6 \text{V}$
- True ±24mA Balanced Drive @ 3.3V
- I_{OFF} supports partial power-down operation
- 3.6V I/O Tolerant Inputs and Outputs
- All outputs contain a patented DDC (Dynamic DriveControl) circuit that reduces noise without degrading propagation delay.
- Industrial operation at -40°C to +85°C
- Available Packages:
 - 56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 173 mil wide plastic TVSOP (K)

Logic Block Diagram



Product Description

Pericom Semiconductor's PI74AVC+ series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.

The 18-bit PI74AVC+16823 bus-interface flip-flop is designed for 1.65V to 3.6V V_{CC} operation. It features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The device can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the Clock Enable (CLKEN) input LOW, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN HIGH disables the clock buffer, thus latching the outputs. Taking the Clear (CLR) input LOW causes the Q outputs to go LOW independently of the clock.

A buffered Output Enable (OE) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load n or drive the bus lines significantly. The highimpedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The Output Enable (OE) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

PS8489 07/24/00


1



Product Pin Description

Pin Name	Description
ŌE	Output Enable Input (Active LOW)
CLR	Clear Input (Active LOW)
CLKEN	Clock Enable Input (Active LOW)
CLK	Clock Input (Active HIGH)
Dx	Data Inputs
Qx	3-State Outputs
GND	Ground
V _{CC}	Power

Product Pin Configuration



Truth Table(1)

	Inputs									
OE	CLR	CLKEN	CLK	D	Q					
L	L	X	X	X	L					
L	Н	L	1	Н	Н					
L	Н	L	1	L	L					
L	Н	L	L	X	Q_0					
L	Н	Н	X	X	Q_0					
Н	X	X	X	X	Z					

Note:

2

1. H = High Signal Level

L = Low Signal Level

X = Irrelevant

Z = High Impedance

↑ = LOW-to-HIGHTransition



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

	• • •
Г	Supply voltage range, V _{CC} 0.5V to +4.6V
	Input voltage range, V_I
	Voltage range applied to any output in the
	high-impedance or power-off state, $V_0^{(1)}$ $-0.5V$ to $+4.6V$
	Voltage range applied to any output in the
	high or low state, $V_0^{(1,2)}$
	Input clamp current, I_{IK} (V_I <0)
	Output clamp current, I_{OK} (V_O <0)
	Continuous output current, Io±50mA
	Continuous current through each V _{CC} or GND±100mA
	Package thermal impedance, $\theta_{JA}^{(3)}$: package A
	package K48°C/W
	Storage Temperature range, $T_{\mbox{\scriptsize Stg}}$ 65°C to 150°C
	<u>~</u>

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

- 1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
- 2. Output positive-voltage rating may be exceeded up to 4.6V maximum if theoutput current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions⁽¹⁾

		Min.	Max.	Units	
V Comple Valence	Operating	1.65	3.6		
V _{CC} Supply Voltage	Data retention only	1.2			
	$V_{CC} = 1.2V$	V_{CC}			
V _{IH} High-level Input Voltage	$V_{CC} = 1.65 V$ to 1.95 V	0.65 x V _{CC}			
	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7			
	$V_{CC} = 3V$ to 3.6V	2			
$ m V_{IL}$ Low-level Input Voltage	$V_{CC} = 1.2V$		Gnd	V	
	$V_{CC} = 1.65 \text{V to } 1.95 \text{V}$		0.35 x V _{CC}		
	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$		0.7		
	$V_{CC} = 3V$ to 3.6V		0.8		
V _I Input Voltage	0	3.6			
V. O. W.	Active State	0	V _{CC}		
V _O Output Voltage	3-State	0	3.6		
	$V_{CC} = 1.65 V$ to 1.95 V		- 6		
I _{OH} High-level output current	$V_{CC} = 2.3 V \text{ to } 2.7 V$		- 12		
	$V_{CC} = 3V$ to 3.6V		- 24	mA	
	$V_{CC} = 1.65 V$ to 1.95 V		6	IIIA	
I _{OL} Low-level output current	$V_{CC} = 2.3 V \text{ to } 2.7 V$		12		
	$V_{\rm CC} = 3V$ to 3.6V		24		
$\Delta t \Delta v$ Input transition rise or fall rate	$V_{CC} = 1.65V \text{ to } 3.6V$		5	ns/V	
T _A Operating free-air temperature		-40	85	°C	

3

Notes

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over the Operating Range, $T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C}$)

P	Parameters	Test	Conditions ⁽¹⁾	V _{CC}	Min.	Тур.	Max.	Units
		I _{OH} = -	100μΑ	1.65V to 3.6V	V _{CC} -0.2V			V
	V_{OH}	$I_{OH} = -6mA$	$V_{IH} = 1.07V$	1.65V	1.2			
	VOH	$I_{OH} = -12mA$	$V_{\rm IH} = 1.7V$	2.3V	1.75			
		$I_{OH} = -24 \text{mA}$	$V_{IH} = 2V$	3V	2.0			
		$I_{OL} = 1$	00μΑ	1.65V to 3.6V			0.2	
	V	$I_{OL} = 6mA$	$V_{\mathrm{IH}} = 0.57 \mathrm{V}$	1.65V			0.45	
	V_{OL} $I_{OL} = 12$ mA		$V_{IH} = 0.7V$	2.3V			0.55	
		$I_{OL} = 24mA$	$V_{IH} = 0.8V$	3V			0.8	
II	Control Inputs	$V_{\rm I} = V_{\rm CC}$	or GND	3.6V			±2.5	
	I _{OFF}	V _I or V _O	= 3.6V	0			±10	
	I_{OZ}	$V_{\rm I} = V_{\rm CC}$	or GND	3.6V			±10	μΑ
	I_{CC}	$V_{\rm O} = V_{\rm CC}$ or G	$I_{O} = 0$	3.6V			40	
	Control Imputs			2.5V		4		
Cī	Control Inputs	$V_{\rm I} = V_{\rm CC}$ or GND		3.3V		4		
	Doto Innuto			2.5V		6		n.E
	Data Inputs			3.3V		6		pF
C	Outputs	V V	or CND	2.5V		8		
Co	Outputs	$V_{O} = V_{CC}$ or GND		3.3V		8		

Note: Typical values are measured at $T_A = 25^{\circ}C$.



$Timing\,Requirements\,over\,recommended\,operating\,free-air\,temperature\,range$

(unless otherwise noted, see Figures 1 thru 4)

		$V_{\rm CC} = 1.2V$		V _{CC} = 1.5V ±0.1V		V _{CC} = 1.8V ±0.15V		V _{CC} = 2.5V ±0.2V		$V_{CC} = 3.3V$ $\pm 0.3V$		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
f _{clock} Clock	Frequency						150		180		180	MHz
t _w Pulse duration	CLR Low					3.4		3.0		3.0		
t _w Pulse duration	CLK high or low					3.4		3.0		3.0		
	CLR Low					0.8		0.1		0.6		
A Catava tima	Data Low					0.8		1.0		1.2		
t _{su} Setup time	Data High					1.2		1.0		0.8		ns
	CLKEN Low					2.0		1.6		1.2		
t _h Hold time	Data Low					0.4		0.4		0.4		
	Data High					0.6		0.6		0.6		
	CLKEN Low					0.4		0.4		0.4		

Switching Characteristics over recommended operating free-air temperature range

(unless otherwise noted, see Figures 1 thru 4)

Parameter	Parameter From	To		V _{CC} =	1.2V	V _{CC} = ±0.	: 1.5V 1V		= 1.8V 15V	V _{CC} = ±0.		V _{CC} = ±0.		Units
	(Input)	(Output)	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
f _{max}							150		180		180		MHz	
4	CLK							4.0		2.7		2.3		
t _{pd}	CLR							3.7		2.8		2.4		
t _{en}	ŌĒ.							3.9		2.7		2.3	ns	
t _{dis}	OE						3.5		2.5		2.7			


Operating Characteristics, $T_A = 25^{\circ}C$

Parameters		Test Conditions	V _{CC} = 1.8V ±0.15V	V _{CC} = 2.5V ±0.2V	$V_{\text{CC}} = 3.3V$ $\pm 0.3V$	Units
			Typical	Typical	Typical	
Cpd Power Dissipation	Outputs Enabled	$C_L = 0pF,$	25	30	37	nΓ
Capacitance	Outputs Disabled	f = 10 MHz	10	12	18	pF


5




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2V$ AND $1.5V \pm 0.1V$




Test S1 tpd Open tpLz/tpzl 2 x V_{CC} tpHz/tpzh GND




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\Omega$, $t_R \leq 2.0$ ns, $t_F \leq 2.0$ ns.


6


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8V \pm 0.15V$









Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq 2.0$ ns, $t_F \leq 2.0$ ns.

7


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5V \pm 0.2V$









Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 3. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq 2.0$ ns, $t_F \leq 2.0$ ns.

8


- D. The outputs are measured one at a time with one transition per measurement.
- E tplz and tpHz are the same as tdis
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3V \pm 0.3V$




Test S1 tpd Open tpLz/tpzl 2 x V_{CC} tpHz/tpzh GND




Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 4. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq 2.0$ ns, $t_F \leq 2.0$ ns.

9


- D. The outputs are measured one at a time with one transition per measurement.
- E tplz and tpHz are the same as tdis
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}



Packaging Mechanical - 56-pin TSSOP (A-package)



Packaging Mechanical - 56-pin TVSOP (K-package)



Ordering Info.	Description
PI74AVC+16823A	56-pin, 240-mil wide plastic TSSOP
PI74AVC+16823K	56-pin, 173-mil wide plastic TSSOP

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com