HN462716, HN462716G

2048-word \times 8-bit UV Erasable and Electrically Programmable Only Memory

The HN462716 is a 2048 word by 8 bit erasable and electrically programmable ROMs. This device is packaged in a 24-pin, dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern, whereby a new pattern can then be written into the device.

• Single Power Supply +5V ±5%;

• Simple ProgrammingProgram Voltage: +25V DC

Programs with One 50ms Pulse

• Static No Clocks Required

Inputs and Outputs TTL Compatible During Both Read and Program Modes

• Fully Decoded-on Chip Address Decode


• Access Time 450ns Max.


 Low Power Dissipation555mW Max. Active Power 213mW Max. Standby Power

• Three State Output OR- Tie Capability


• Interchangeable with Intel 2716

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



■ PROGRAMMING OPERATION

Pins Mode	<u>CE</u> (18)	ŌE (20)	$V_{PP} \ (21)$	V _{cc} (24)	Outputs (9~11, 13~17)
Read	$V_{\prime\prime}$	V_{IL}	+5	+5	Dout
Deselect	Don't Care	V _{IH}	+5	+5	High Z
Power Down	VIL	Don't Care	+5	+5	High Z
Program	Pulsed VIL to VIH	V_{IH}	+25	+5	Din
Program Verify	V_{IL}	V _{IL}	+25	+5	Dout
Program Inhibit	V_{tL}	V_{lH}	+25	+5	High Z

■ ABSOLUTE MAXIMUM RATINGS

Item	Item Symbol Va		Unit
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T, tg	-65 to +125	°C
All Input and Output Voltages*	V_{IN}, V_{OUT}	-0.3 to +7	v
VPP Supply Voltage*	V_{PP}	-0.3 to $+28$	V

^{*} with respect to Ground

■ READ OPERATION

ullet DC and operating characteristics $(Ta=0 \ { m to} \ +70 { m C} \ , \ V_{cc}=5{ m V}\pm5\%, \ V_{PP}=V_{cc}\pm0.6{ m V})$

Item	Symbol	Test Condition	min.	typ.	max.	Unit.
Input Leakege Curreut	I_{LI}	$V_{IN}=5.25\mathrm{V}$		_	10	μA
Output Leakage Current	ILO	$V_{OUT} = 5.25 \mathrm{V/0.4 V}$	_		10	μA
V _{PP} Current	I_{PP1}	$V_{PP}=5.85\mathrm{V}$	_	_	5	mA
Vcc Current (Standby)	I _{cc1}	$\overline{\text{CE}} = V_{IH}, \ \overline{\text{OE}} = V_{IL}$	_	21	35	mA
Vcc Current (Active)	Iccz	$\overline{OE} = \overline{CE} = V_{IL}$	_	62	100	mA
Input LowVoltage	VIL	- Lorentz - Lore	-0.1		0.8	V
Input High Voltage	V _{tH}	N-1	2.0		$V_{cc}+1$	v
Output Low Voltage	Vol	$I_{OL}=2.1\mathrm{mA}$		_	0.4	v
Output High Voltage	V _{OH}	$I_{OH} = -400 \mu\text{A}$	2.4		_	v

Note: Vcc must be applied simultaneously or before Vpp and removed simultaneously or after Vpp,

• AC CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{CC}=5V\pm5\%$, $V_{PP}=V_{CC}\pm0.6V$)

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Address to Output Delay	tACC	$\overline{OE} = \overline{CE} = V_{IL}$		-	450	ns
CE to Output Delay	t _{CE}	$\overline{\mathrm{OE}} = V_{IL}$	_	_	450	ns
OE to Output Delay	t oe	$\overline{\text{CE}} = V_{IL}$			120	ns
OE High to Output Float	t DF	$\overline{\text{CE}} = V_{IL}$	0	_	100	ns
Address to Output Hold	t on	$\overline{OE} = \overline{CE} = V_{IL}$	0	_		ns

• CAPACITANCE $(Ta=25^{\circ}\text{C}, f=1\text{MHz})$

Item	Symbol	Test Condition	typ.	max.	Uni t
Input Capacitance	Cin	$V_{IN} = 0 \text{ V}$	_	6	pF
Output Capacitance	Cout	$V_{OUT} = 0 \text{ V}$	_	12	pF

• SWITCHING CHARACTERISTICS

Test Conditions

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Times:

≤ 20 ns

Output Load:


1TTL Gate + 100 pF

Reference Level for Measuring Timing:


Inputs 1V and 2V

Outputs 0.8V and 2V


READ MODE (CE = VIL)



STANDBY MODE (OE = VIL)



• TYPICAL CHARACTERISTICS





Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{CC} = 5.25 \mathrm{V}/0.4 \mathrm{V}$	_	_	10	μΑ
V _{PP} Supply Current	I_{PP1}	$\overline{CE} = V_{IL}$	_	_	6	mA
V _{PP} Supply Current During Programming	I_{PP2}	$\overline{\text{CE}} = V_{IH}$		_	30	mA
Vcc Supply Current	I_{cc}		_		100	mA
Input Low Level	V_{IL}		-0.1	_	0.8	V
Input High Level	V_{IH}		2.0	_	$V_{cc}+1$	V

• A.C. PROGRAMMING CHARACTERISTICS $(Ta=25\%\pm5\%, V_{CC}=5V\pm5\%, V_{PP}=25V\pm1V)$

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Address Setup Time	tas		2	_	_	μs
OE Setup Time	t oes		2	_		μs
Data Setup Time	t _{DS}		2	_		μs
Address Hold Time	t _{AH}		2	_	_	μs
OE Hold Time	t oeh		5	_	_	μs
Data Hold Time	t DH		2	_	_	μs
OE to Output Float Delay	t_{DF}	$\overline{\mathrm{CE}} = V_{lL}$	0	——————————————————————————————————————	120	ns
OE to Output Delay	t OE	$\overline{\text{CE}} = V_{IL}$		_	120	ns
Program Pulse Width	t _{PW}		45	50	55	ms
Program Pulse Rise Time	t_{PRT}		5	_		ns
Program Pulse Fall Time	t_{PFT}		5	_	_	ns

Note: V_{cc} must be applied simultaneously or before V_{pp} and removed simultaneously or after V_{pp} .


• SWITCHING CHARACTERISTICS

Test Conditions

Input Pulse Level: 0.8V to 2.2V Input Rise and Fall Times: \leq 20 ns

Output Load: 1 TTL Gate + 100 pF Reference Level for Measuring Timing: Inputs; 1V and 2V, Outputs; 0.8V and 2V

PROGRAMMING WAVEFORMS



ERASE

Erasure of HN462716 is performed by exposure to ultraviolet light with a wavelength of 2537Å, and all the output data are changed to "1" after this erasure procedure.

The minimum integrated close (i.e., UV intensity x exposure time) for erasure is 15W · sec/cm².

■ DEVICE OPERATION

• READ MODE

Dataout is available 450 ns (tACC) from addresses with \overline{OE} low or 120 ns (tOE) from \overline{OE} with addresses stable.

DESELECT MODE

The outputs may be OR-tied together with the other HN-462716s. When HN462716s are deselected, the \overline{OE} inputs must be at high TTL level.

POWER DOWN MODE

Power down is achieved with \overline{CE} high TTL level. In this mode the outputs are in a high impedance state.

PROGRAMMING

Initially, and after each erasure, all bits of the HN462716 are in the "high" state (Output High). Data is introduced by selectively programming "low" into the desired bit locations. In the programming mode, Vpp power supply is at 25V and $\overline{\text{OE}}$ input is at high TTL level. Data to be programmed are presented 8-bits in parallel, to the data output lines (O1 to O8).

The addresses and inputs are at TTL levels.

After the address and data setup, a 50 ms, active high program pulse is applied to the \overline{CE} input. The \overline{CE} is at TTL level.

The HN462716 must not be programmed with a DC signal applied to the CE input.

PROGRAM VERIFY

The HN462716 has a program verify mode. A verify should be performed on the programmed bits to determine that they were correctly programmed. In this mode Vpp is at 25V.

PROGRAM INHIBIT

Programming of multiple HN462716s in parallel with different data is easily accomplished by using this mode. Except for \overline{CE} , all like inputs of the parallel HN462716s may be common.

A TTL program pulse applied to 0 HN462716's \overline{CE} input will program that HN462716. A low level \overline{CE} inhibits the other HN462716s from being programmed.

