PML2552

FEATURES

- Full connectivity
- Erasable version and one time programmable version available
- Scan test
- Power down mode
- Power on reset
- 100% testable
- SNAP development system
 - Supports third-party schematic entry formats
- TTL Macro library
- Versatile netlist format for design portability
- Power dissipation (TTL) = 630mW
- Power dissipation (CMOS) = 525mW
- Power dissipation (Power-Down mode) = 52mW
- Security fuse for copy protection
- Reprogrammable

PROPAGATION DELAYS

- Delay per internal NAND gate
 = 15ns (typ)
- 50MHz flip-flop toggle rate

APPLICATIONS

- Low-end gate array replacement
- Instrumentation
- Bus arbitration functions
- Wide multiplexers and decoders
- Multiple independent state machines
- General purpose logic integration and microprocessor support logic
- PAL® and glue logic replacement


DESCRIPTION

The Philips Semiconductors PML family of PLDs provides "instant gate array" capabilities for general purpose logic integration applications. The PML2552 is the first high density CMOS-PML product. Fabricated with the Philips Semiconductors high-performance EPROM process, it is an ideal way to reduce NRE costs, inventory problems and quality concerns. The PML2552 incorporates the PML folded NAND array architecture which provides 100% connectivity to eliminate routing restrictions. What distinguishes the PML2552 from the "classic" PLD architectures is its flexibility and the potent flip-flop building blocks. The device utilizes a folded NAND architecture, which enables the designer to implement multiple levels of logic on a single chip. The PML2552

eliminates the NRE costs, risks, and hard to use design tools associated with semicustom and full custom approaches. It allows the system designer to manage reliable functionality, in less time and space plus a faster time to market. The PML2552 is ideal in todays instrumentation, industrial control, EISA, NuBus™, bus interface and dense state machine applications in conjunction with the state-of-the-art CMOS processors. It is capable of replacing large amounts of TTL, SSI and MSI logic and literally allows the designer to build a system on the chip.

The SNAP development software gives easy access to the density and flexibility of the PML2552 through a variety of design entry formats, including schematic, logic equations, and state equations in any combination.

PIN CONFIGURATION




ORDERING INFORMATION

DESCRIPTION	t _{PD} (MAX)	ORDER CODE	DRAWING NUMBER
68-pin Plastic Leaded Chip Carrier	35ns	PML2552-35A	0398E
68-pin "J" Leaded Ceramic Cerquad Package	35ns	PML2552-35KA	1473A
68-pin Plastic Leaded Chip Carrier	50ns	PML2552-50A	0398E
68-pin "J" Leaded Ceramic Cerquad Package	50ns	PML2552-50KA	1473A

PAL is a registered trademark of Advanced Micro Devices, Inc. NuBus is a trademark of Texas Instruments, Inc.


PML2552

FUNCTIONAL BLOCK DIAGRAM



October 22, 1993 468

PML2552



PML2552

STRUCTURE

- 112 possible foldback NAND gates:
 - 96 internal NAND
 - 16 from the I/O macros
- 114 additional logic terms
- 53 possible inputs (with programmable polarity)
- 29 dedicated inputs
- 24 bidirectional I/Os
- 24 bidirectional pins
- 52 flip-flops
- 24 possible outputs with individual Output Enable control (8 with programmable polarity)
- Multiple independent clocks
- 20 Buried JK-type flip-flops with foldback (JKFFs):
 - 10 JKFFs with one shared preset signal and one shared clocked signal originating from the clock array.
 - 10 JKFFs with 10 independent clock signals originating from the clock array and 10 independent clear signals
- 258 inputs per NAND gate
- Bypassable Input D-type flip-flop (DFFs)/Combinatorial Inputs:
 - 16 DFFs/combinatorial inputs
 - DFFs clocked in two groups of eight
 - DFFs not bypassed in unprogrammed state
 - Independent bypass fuse on each DFF
- Inputs/bypassable D-type flip-flop outputs/foldback NAND gates:
 - 16 output DFFs/combinatorial inputs/outputs with individual Output Enable control
- DFFs clocked in two groups of eight
- DFFs not bypassed in unprogrammed state
- Independent bypass fuse on each DFF
- The DFF can be used as an internal DFF or an internal foldback NAND gate.
- Combinatorial inputs:
 - 9 dedicated inputs to the NAND array
 - 3 inputs optional to NAND array and/or clock array
 - 1 input optional to NAND array and/or clock array, and/or clock of Input D Flip-Flops (Group B)

Separate clock array:

- Separate clock array for JKFFs clock inputs
- 4 inputs to clock array originated from NAND array
- 4 inputs (with programmable polarity) directly from input pins
- 10 inputs from Q outputs of JKFFs with clear
- Dedicated clocks:
 - One dedicated clock for input DFFs (Group A)
 - Two dedicated clocks for output DFFs
- Scan test feature:
 - Scan chain is implemented through the 20 buried JKFFs and 16 output DFFs
 - Pins SCI, SCM, and CKE1 are used to operate the scan test
- Power down mode
 - Dedicated pin (PD) freezes the circuit when brought to logic *1". The circuit remains in the same state prior to the logic *0" to logic "1" transition of the "PD" pin.
 - When in the power down mode, the SCI pin acts as the 3-State pin for the 24 outputs.
- Power on reset:
 - All flip-flops (16 input DFFs, 20 buried JKFFs, and 16 output DFFs) are reset to logic "0" after V_{CC} power on.

ARCHITECTURE

The core of the PML2552 is a programmable NAND array of 96 NAND gates and 20 buried JKFFs. The output of each NAND gate folds back upon itself and all other NAND gates and flip-flops. The 'Q' and 'Q' output of each flip-flop also folds back in the same manner. Thus, total connectivity of all logic functions is achieved in the PML2552. Any logic function can be created within the core without wasting valuable I/O pins. Furthermore, a speed advantage is acquired by implementing multi-level logic within a fast internal core without incurring any delays from the I/O buffers. Figure 1 shows the functional block diagram of the PML2552.

Macro Cells

There are 16 bypassable DFFs on the input to the NAND array. These flip-flops are split in two banks of 8 (Bank A and Bank B). Each bank of flip-flops has a common clock. In the

unprogrammed state of the device the flipflops are active. In order to bypass any DFF, its respective bypass fuse (BFA_X) must be programmed.

The 16 I/O pins (IO₀ - IO₁₅) and their respective D flip-flop macros can be used in any one of the following configurations:

- As combinatorial input(s).
 Each of the 16 3-State outputs can be individually disabled by the associated NAND term and the pin is used as an inverting or non-inverting input.
- As registered DFF outputs.
 These DFFs are split into two banks of 8, and each bank is clocked separately. The bypass fuse BFBx (see PML2552 Logic Diagram) is used to bypass any one of these DFFs. The flip-flops are all active in an unprogrammed device.
- As combinatorial outputs. By programming the bypass (BFB_X) fuse of any one of the DFFs, the flip-flop(s) is bypassed. The I/O pin can then be used as a combinatorial output.
- I. As Internal foldback DFFs or foldback NAND gates.
 When the I/O pin is used as an input, the output macro can be used as an internal DFF or a foldback NAND term. If the bypass fuse is programmed, the macro will act as a foldback NAND term.
 Otherwise it will act as an internal DFF.

The 8 bidirectional pins (B0-87) can be used as either combinatorial inputs or outputs with programmable polarity. The Exclusive-OR polarity gates are non-inverting in the unprogrammed state.

The NAND signal labeled 'OD' (Output Disable) shown on the PML2552 logic diagram is used for the Power Down mode operation. This signal disables the outputs when the device enters the Power Down mode and SCI is high.

Clock Array

The 20 buried JKFFs can be clocked through the 'Clock Array'. The Clock Array consists of 11 NAND terms. Ten of these terms are connected to the clock inputs of the Bank A flip-flops that can be clocked individually. One NAND gate is connected to Bank B flip-flops that have a common clock. There are 18 inputs to the clock array. Four come directly from the input pins (with programmable polarity), 4 inputs are from 4 NAND gates connected directly to the folded NAND array. 10 inputs are from the Q outputs of the JKFFs with clear.

PML2552

SCAN TEST FEATURE

With the rise in the ratio of devices on a chip to the number of I/O pins, Design For Testability is becoming an essential factor in logic design methodology. The PML2552 incorporates a variable length scan test feature which permits access to the internal flip-flop nodes without requiring a separate external I/O pin for each node accessed. Figure 2 (Scan Mode Operation) shows how a scan chain is implemented through the 20 buried JKFFs and 16 output DFFs. Two dedicated pins, SCI (Scan In) and SCM (Scan Mode), are used to operate the scan test. The SCM pin is used to put the circuit in scan mode. When this pin is brought to a logic "1", the circuit enters the scan mode.

In this mode it is possible to shift an arbitrary test pattern into the flip-flops. The SCI pin is used to input the pattern. The inverted outputs of flip-flops DO - D15 are observable on pins I/OO - I/O15.


The following are features and characteristics of the device when in Scan Mode:

- CKE1 is the common scan-clock for all the flip-flops when in scan mode. CKE1 overrides all clock resources of normal operational mode.
- The Preset (PR) and Clear (CL) functions of the flip-flops are disabled.
- 3. Scan overrides the bypass fuse of the flip-flops. This means that all the

bypassable DFFs remain intact during scan operation even though they may have been bypassed during normal operation.

- To observe the SCAN data, the output buffers must be enabled by the Output Enable (tri-ctri) terms.
- The outputs of the flip-flops are complemented on pins I/O0 - I/O15.
- All external inputs to flip-flops in the scan chain are disabled when the device enters the scan mode.
- Blowing the security fuse does not disable the Scan Test feature.

SCAN MODE OPERATION



PML2552

SCAN TEST STRATEGY

The scan test pattern is design dependent and the user must make considerations for Design For Testability (DFT) during the initial stages of the design. A typical test sequence is to pre-load (i.e., enter a state); revert to normal operation (i.e., activate the next state transition); go back to scan mode to check the result. Note that the scan test feature available in the PML2552 is a variable length scan chain. The DATA entered at SCI (JKCL9) can be accessed anywhere between 21 clock cycles (at I/O0) to 36 clock cycles (at I/O15). For the strategy discussed here, DATA is read out after 36 clocks at I/O15 (i.e., D15). The following operation sequence suggests a possible scan test method.


A conservative test policy demands proof that the test facility is working. Thus, to prove Scan Chain holds and maintains correct data:

- Fill chain with several patterns (for example, all ones and all zeros).
- b. Retrieve same patterns.

The user is responsible for managing an external test memory buffer for applied vectors and results, as part of the test equipment.

- Parallel readout of I/O0 I/O15 is possible, but assume only I/O15 is used for this strategy.
- The first DATA entered at SCI (or JKCL9) will be the content of D15 after 36 clocks.
 This DATA will be inverted at the output pin I/O15 (i.e., SCOUT). The last DATA entering the scan chain will be the content of JKCL9. Thus, the scan chain resembles a first-in-first-out shift register with inverted outputs (I/O0 I/O15).
- 'Test Data' is read in at the SCI input and read out of the SCOUT output pin (I/O15). To enter 'Test Data':
 - a. Put device in Scan Mode by applying the scan control signals (SCM=1).
 - b. Clock device with scan clock (CKE1).
 - c. Apply consecutive serial test vectors.
 - d. Read back results as new 'Test Data' (States) are applied. The first 36 outputs read at SCOUT (I/O15) are random ('old') data (e.g., remnant of Step 1).
 - e. Apply 36 'Test Data' until the chain is
- To apply 'Test Data' (States), exit Scan Mode and apply on system clock together with any other possible test vectors.

- 5. To read result of the state transition, re-enter scan and apply the scan clock (CKE1). The result of the state transition in JKCL9 will be available at SCOUT (I/O15) after 36 clocks. The results can be stored in a user defined test memory buffer in inverted logic representation.
- As the results are being read and stored, new 'Test Data' can be entered via SCI.
- 7. Repeat for all test patterns of interest.
- Figure 3 (FLOW_CHART) depicts a flow chart version of the test sequence.



PML2552


A Simple Example

Assume the last three cells of the scan chain (JKCL9, JKCL8, JKCL7 in Figure 4 contain a 3-bit up counter. Our test vector will be a single clock applied to the counter. Suppose we wish to first check the State 5 (i.e., 101) to State 6 (i.e., 110) transition, then the State 3 (i.e., 011) to State 4 (i.e., 100) transition. Assume the scan chain has been pre-verified and we may begin.

Enter scan mode (set SCM=1)I apply 36 bits in sequence so that the value 101 (i.e., State 5) resides in the last three cells. Exit scan mode (set SCM=0) and apply a single clock to the counter. Now the value 110 (i.e., State 6) resides in the last three cells. Re-enter scan mode (set SCM=1) and read back 36 bits from position I/O15. Note that the outputs are complemented and are also read back in the reverse order. Therefore the value for STATE 6 read at I/O15 will be 100 which is the complement of STATE 6 (110) read in the reverse order.

As this is being read back, apply a new state, serially equal to the value 011 (i.e., State 3). This state should be loaded on the last three clock cycles during which STATE 6 is being read back at I/O15. After STATE 3 has been loaded (and STATE 6 read back), exit scan mode and apply a single clock which will invoke the STATE 3 (i.e., 011) to STATE 4 (i.e., 100) transition. Re-enter scan mode and read back 36 bits at I/O15. The last three bits should contain 110 which is the complement of State 4 read in the reverse order. Figure 4 (SCAN_EXAMPLE) shows a flow diagram of this example. Note that the States will always be complemented and read back in the reverse at I/O15. Other sequences may be applied in the same manner.

A possible alternative to this example is to read back the output states at I/O0 (D0) instead of I/O15 (JKCL9). This will allow the outputs to be read back after 21 clock cycles rather than the 36 used in the above example.



PML2552

POWER DOWN

The PML2552 offers the user controlled capability of putting the device to "sleep" where power dissipation is reduced to very low levels. When brought to a logic "1", the PD pin freezes the circuit while reducing the power. All data is retained. This not only includes that of the registers, but also the state of each foldback gate. For those cases where it is desirable to 3-State the outputs, that can be accomplished by raising the SCI pin to a logic "1".

There is one point that should be noted while the circuit is in its power-down mode. The switching of any external clock pin will cause a disruption of the data. All clocks must be frozen before the circuit goes into power-down and stay that way until it powered back up. Clocks that are internally generated and feed the clock array are automatically stopped by the power-down circuitry. Any other input can toggle without any loss of data.

NOTE:

- During power down, external clocks (CKA, CKB/CKC, CKE1, CKE2) should not change.
- SCM must be "0" as in normal operation mode.
- External clock recovery time (low-to-high) is 60ns (high-speed) and 70ns (standard) after the device is powered up.
- Power Down Timing Diagrams on pages 17 and 18 are for combinatorial operation only.

DEVELOPMENT TOOLS

The PM2552 is supported by the Philips Semiconductors SNAP software development package and a multitude of hardware and software development tools. These include industry standard PLD programmers and CAD software.

SNAP Features

- Schematic entry using DASHTM 4.0 or above or OrCADTM SDT III
- State Equation Entry
- Boolean Equation Entry
- Allows design entry in any combination of above formats
- Simulator
 - Logic and fault simulation
- Timing model generation for device timing simulation
- Synthetic logic analyzer format
- Macro library for standard TTL and user defined functions
- Device independent netlist generation
- JEDEC fuse map generated from netlist

SNAP (Synthesis, Netlist, Analysis and Program) is a versatile development tool that speeds the design and testing of PML. SNAP combines a user-friendly environment and powerful modules that make designing with PML simple. The SNAP environment gives the user the freedom to design independent of the device architecture.

The flexibility in the variations of design entry methodologies allows design entry in the most appropriate terms. SNAP merges the inputs, regardless of the type, into a high-level netlist for simulation or compilation into a JEDEC fuse map. The JEDEC fuse map can then be transferred from the host computer to the device programer.

SNAP's simulator uses a synthetic logic analyzer format to display and set the nodes of the design. The SNAP simulator provides complete timing information, setup and hold-time checking, plus toggle and fault grading analysis.

SNAP operates on an IBM® PC/XT, PC/AT, PS/2, or any compatible system with DOS 2.1 or higher. A minimum of 640K bytes of RAM is required together with a hard disk.

DESIGN SECURITY

The PML2552 has a programmable security fuse that controls the access to the data programmed in the device. By using this programmable feature, proprietary design implemented in the device cannot be copied or retrieved.

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS	UNIT
V _{CC}	Supply voltage	+7	V _{DC}
V _{IN}	Input voltage	+5.5	V _{DC}
V _{OUT}	Output voltage	+5.5	V _{DC}
I _{IN}	Input currents	-30 to +30	mA
lout	Output currents	+100	mA
T _{amb}	Operating temperature range	0 to +75	°C
T _{stg}	Storage temperature range	-65 to +150	°C

NOTE:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

DASH is a trademark of Data I/O Corporation. OrCAD is a trademark of OrCAD, Inc. IBM is a registered trademark of International Business Machines Corporation.

to a registered trademark of international business machines corporation

PML2552

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$


					LIMITS		
SYMBOL	PARAMETER	TEST CONDI	TIONS	MIN	TYP1	MAX	UNIT
input voita	age				<u> </u>	<u> </u>	
V _{IL}	Low	V _{CC} = M	N	-0.3	1	0.8	v
V _{IH}	High	V _{CC} = M/	λX	2.0		V _{CC} + 0.3	V
Output vo	ltage				•		
V _{OL}	Low	V _{CC} = MIN, I _{OI}	= 5mA			0.45	٧
V _{OH}	High	V _{CC} = MIN, I _{OH}	= -2mA	2.4	†——	†	٧
Input curr	ent		· · · · · · · · · · · · · · · · · · ·				
IIL	Low	V _{IN} = GN	D]	-10	μА
l _{IH}	High	$V_{IN} = V_{C}$	с		1	10	μΑ
Output cu	rrent				· · · · · · · · · · · · · · · · · · ·		
I _{O(OFF)}	Hi-Z state	V _{OUT} = V	cc			10	μА
		V _{OUT} = GI	ND D			-10	μA
loh	Output High	V _{CC} = MIN, V _{OL}	T = 2.4V			-2	mA
loL	Output Low	V _{CC} = MIN, V _{OU}	r = 0.45V			5	mA
los	Short-circuit ⁵	V _{OUT} = GI	ND			-100	mA
Icc	V _{CC} supply current	V _{CC} = MAX, No load	CMOS input ²		60	100 ⁶	mA
	l	f = 1MHz	TTL input ³		65	1206	mA
I _{SB}	Standby V _{CC} supply current	V _{CC} = MAX, No load	CMOS input		1.0	10	mA
Capacitan		PD = V _{IH}	TTL input		1.5	10	mA
		T					
C _{IN} C _B	Input I/O	V _{CC} = 5V, T _{amb} = +25			8		pF
OTEC.		$V_{CC} = 5V, T_{amb} = +25$	$^{\circ}$ C, $V_{10} = 2.0V$		16	1	ρF

NOTES:


- 1. All typical values are at V_{CC} = 5V, T_{amb} = +25°C. 2. CMOS inputs: V_{IL} = GND, V_{IH} = V_{CC} . 3. TTL inputs: V_{IL} = 0.45V, V_{IH} = 2.4V.

- 4. All voltage values are with respect to network ground terminal.
- 5. Duration of short-circuit should not exceed one second. Test one at a time.
- 6. ΔICC vs. Frequency = 4mA/MHz max.

TEST LOAD CIRCUITS



VOLTAGE WAVEFORMS



PML2552

MACRO CELL AC SPECIFICATIONS

Min: 0°C, 5.25V; Typ: 25°C, 5.0V; Max: 75°C, 4.75V (SNAP Resource Summary Designations in Parentheses)

Input Buffer (DIN552, NIN552, BDIN55, BNIN552 CDIN552, CNIN552, CKDIN552, CKNIN552, IDFF552*)



	PARAMETER								
SYMBOL	То	From	PML2552-35 PML2552-50					-50	UNIT
	(Output)	(input)	MIN	TYP	MAX	MIN	TYP	MAX	
t PHL	x	I	5	7	10	7	10	15	ns
t _{PLH}	×	l l	5	7	10	7	10	15	ns
t ent	Υ	ı	5	7	10	7	10	15	ns
t PLH	Y	1	5	7	10	7	10	15	ns

^{*} When D flip-flop is bypassed.

Input Pins: 8–14, 16, 17, 20, 22–24. Bidirectional Pins: 1–3, 5–7, 46–48, 50–54, 57–64, 67, 68. Bypassed D flip-flop at pins 26, 28–31, 33–35, 37, 39–45.

Internal NAND of Main Array



(FBNAND, NAND)

	PARAI	METER		LIMITS			LIMITS			
SYMBOL	То	From	PI	AL2552	-35	PN	1L2552	-50	UNIT	
	(Output)	(input)	MIN	TYP	MAX	MIN	TYP	MAX		
t _{PHL}	Y	×	10	15	20	12	18	25	ns	
t _{PLH}	Υ	×	10	15	20	12	18	25	ns	

Internal NAND of Clock Array (NAND)




	PARAMETER			LIMITS			LIMITS		
SYMBOL	То	To From		PML2552-35			1L2552	·50	UNIT
	(Output)	(Input)	MIN	TYP	MAX	MIN	TYP	MAX	
t PHL	Y	X	5	7	10	7	10	15	ns
t _{РLН}	Y	×	5	7	10	7	10	15	ns


PML2552

MACRO CELL AC SPECIFICATIONS (Continued)

Min: 0°C, 5.25V; Typ: 25°C, 5.0V; Max: 75°C, 4.75V (SNAP Resource Summary Designations in Parentheses)

3-State Output with Programmable Polarity







	PARAM		LIMITS						
SYMBOL	То	From	PML2552-35 PML2552-50					-50	UNIT
	(Output)	(Input)	MiN	TYP	MAX	MIN	TYP	MAX	
t _{PHL}	Out	ln	12	18	25	17	25	35	ns
t _{PLH}	Out	ln	12	18	25	17	25	35	ns
toE ⁴	Out	Tri-Ctrl	5	7	10	7	10	15	ns
[‡] OD ⁴	Out	Tri-Ctrl	5	7	10	7	10	15	ns

Bidirectional Pins: 46-48, 50-54.

I/O Output Buffer with 3-State Control, DFF Bypassed (TOUT552 + NAND)






	PARAN		LIMITS						
SYMBOL	То	From	PML2552-35 PML2552-50					-50	UNIT
	(Output)	(input)	MIN	TYP	MAX	MIN	TYP	MAX	
tрнL	Out	In	12	18	25	17	25	35	ns
t _{PLH}	Out	In	12	18	25	17	25	35	ns
toE4	Out	Tri-Ctrl	5	7	10	7	10	15	ns
top4	Out	Tri-Ctrl	5	7	10	7	10	15	ns

Notes on page 481.

PML2552

MACRO CELL AC SPECIFICATIONS (Continued) (SNAP Resource Summary Designations in Parentheses) D FLIP-FLOP




			LIMITS							
SYMBOL	PARAMETER	PI	AL2552	-35	PA	#L2552	-50	UNIT		
		MIN	TYP	MAX	MIN	TYP	MAX			
f _{CKE}	Flip-flop toggle rate			50			35	MHz		
twcke High	Clock HIGH	10			14			ńs		
twcke Low	Clock LOW	10			14			ns		
t _{SETUP} /D	/D setup time to CKE	15	1		20		1	ns		
t _{HOLD} /D	/D hold time to CKE	4			6			ns		


ł	PARAMETER			LIMITS						
SYMBOL	From	То	PI	PML2552-35			AL2552	UNIT		
	(Input)	(Output)	MIN	TYP	MAX	MIN	TYP	MAX		
t _{PLH}	CKE T	Q	10	15	20	14	20	25	ns	
t _{PHL}	CKE ↑	Q	10	15	20	14	20	25	ns	

PML2552

MACRO CELL AC SPECIFICATIONS (Continued) (SNAP Resource Summary Designations in Parentheses) D FLIP-FLOP (Continued)



			LIM	IITS			
SYMBOL	PA	AL2552	-35	PA	-50	UNIT	
	MIN	TYP	MAX	MIN	TYP	MAX	
fcка, скв, скс			50			35	MHz
tw cka, ckb, ckc High	10			14			ns
tw cka, ckb, ckc Low	10			14			ns
t _{SETUP} I/DA, I/DB	5			7			ns
t _{HOLD} I/DA, I/DB	5			7			ns
f _{CKE}			50			35	MHz
tw cke High	10			14			ns
t _{W CKE} Low	10			14			ns
t _{SETUP} /D	15			20			ns
t _{HOLD} /D	4	```		6			ns




SYMBOL	PARAMETER		LIMITS						
	From	To (Output)	PML2552-35			PML2552-50			UNIT
	(input)		MIN	TYP	MAX	MIN	ТҮР	MAX	
t _{PLH}	CKA, CKB/CKC↑	α, α	5	7	10	7	10	15	ns
t _{PHL}	CKA, CKB/CKC↑	Q, Q	5	7	10	7	10	15	ns
t _{PLH}	CKE ↑	Out	12	18	25	17	25	35	ns
t _{PHL}	CKE T	Out	12	18	25	17	25	35	ns


PML2552

MACRO CELL AC SPECIFICATIONS (Continued) (SNAP Resource Summary Designations in Parentheses) JK FLIP-FLOPS

	(JKPR552)									
	INP		OUTPUTS							
PR	СК	J	K	Q	Q					
L	Х	х	х	Н	L					
н	1	L,	L	Q_0	ರ₀					
н	1	н	L	н	L					
н	1	L	н	L	н					
н	1	н	н	TOG	GLE					
н	L	X	х	œ	ರ₀					

	(JKCL552)									
	INP	OUTPUTS								
CE	СК	J	K	a	۵					
L	×	×	х	L	н					
н	1	L	L	Q₀	ರ₀					
н	1	н	L	н	L					
н	1	L	н	L	н					
н	1	н	н	TOG	GLE					
н	L	×	x	Q₀	ರ₀					





SYMBOL								
	PARAMETER	PI	PML2552-35			PML2552-50		
		MIN	TYP	MAX	MIN	TYP	MAX	
f _{CK1}	CK1 toggle frequency			50			35	MHz
fck2	CK2 toggle frequency			50			35	MHz
tw CK1 High	CK1 clock HIGH	10			14			ns
twck1 Low	CK1 clock LOW	10			14			ns
tw ck2 High	CK2 clock HIGH	10			14			ns
tw ck2 Low	CK2 clock LOW	10			14			ns
t _{SETUP} /J, /K	/J, /K setup time to CK1, CK2	27			35			ns
t _{HOLD} /J, /K	/J, /K hold time to CK1, CK2	0			0			ns
tw PR Low	Preset Low period	10			14			ns
tw CL Low	Clear Low period	10			14			ns

	PARA	PARAMETER		LIMITS						
SYMBOL	MBOL From (Input)	То	PML2552-35			PML2552-50			UNIT	
		(Output)	MIN	TYP	MAX	MIN	TYP	MAX	I	
t _{PLH}	CK1,2	۵,۵	2	3.5	5	3	5	7	ns	
t _{PHL}	CK1,2	Q, a	2	3.5	5	3	5	7	ns	
t _{PLH}	PR	۵, ۵	12	18	25	17	24	30	ns	
t _{PHL}	PR	Q , Q	12	18	25	17	24	30	ns	
t _{PLH}	CL	۵, ۵	12	18	25	17	24	30	ns	
t _{PHL}	CL	Q, 🖸	12	18	25	17	24	30	ns	

PML2552


AC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{armb} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$, $V_{PP} = V_{CC}$,

 $R_1 = 750\Omega$, $R_2 = 442\Omega$, $C_L = 5pF$ for Output Disable) (See Test Load Circuit Diagram)


	PARAMETER		LIMITS					
SYMBOL			PML2552-35		552-50	UNIT		
		MIN	MAX	MIN	MAX			
Scan mod	le operation ¹		·					
tscms	Scan Mode (SCM) Setup time	15	Γ"	15		ns		
t _{SCMH}	Scan Mode (SCM) Hold time	25		30		ns		
tis	Data Input (SCI) Setup time	5		5		ns		
t _{iH}	Data Input (SCI) Hold time	5		5		ns		
tско	Clock to Output (I/O) delay	1 -	30		40	ns		
tскн	Clock High	10		15		ns		
‡CKL	Clock Low	10	-	15		ns		
Power do	wn, power up ²		.					
t ₁	Input (I, bypassed I/DA, I/DB, I/O, B) setup time before power down	40		50		ns		
t ₂	Input hold time	30		35		ns		
t ₃	Power Up recovery time	T	60		70	ns		
t ₄	Output hold time	0		0		ns		
t ₅	Input setup time before Power Up	20		25		ns		
t _{OE}	SCI to Output Enable time ³	T	40		50	ns		
t _{OD}	SCI to Output Disable time ³		40		50	ns		
t ₆	Power Down setup time	10		15		ns		
t ₇	Power Up to Output valid	†	70		80	ns		
Power-on	reset				<u>i</u>			
t _{PPR1}	Power-on reset output register (Q = 0) to output (I/O) delay		10		15	ns		
tppR2	Power-on reset input register (Q = 0), buried JK Flip-Flop (Q = 0) to output (B, bypassed I/O) delay		40		50	ns		

- 1. SCM recovery time is 50ns after SCM operation. 50ns after SCM operation, normal operations can be resumed.
- Timings are measured without foldbacks.
- Transition is measured at steady state High level (-500mV) or steady state Low level (+500mV) on the output from 1.5V level on the input with specified test load (R₁ = 750Ω, R₂ = 442Ω, C_L = 5pF). This parameter is sampled and not 100% tested.
 For 3-State output; output enable times are tested with C_L = 30pF to the 1.5V level, and S₁ is open for high-impedance to High tests and
- closed for high-impedance to Low tests. Output disable times are tested with $C_L = 5pF$. High-to-High impedance tests are made to an output voltage of $V_T = (V_{OH} 0.5V)$ with S_1 open, and Low-to-High impedance tests are made to the $V_T = (V_{OH} + 0.5V)$ level with S_1 closed.


TIMING DIAGRAMS



PML2552



SNAP RESOURCE SUMMARY DESIGNATIONS



PML2552

ERASURE CHARACTERISTICS (For Quartz Window Packages Only)

The erasure characteristics of the PML2552 device is such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 – 4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical PML2552 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the PML2552 is to be exposed to

these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the PML2552 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm². The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000μW/cm² power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be

exposed to without damage is 7258Wsec/cm² (1 week @ 12,000μW/cm²). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/write cycles is 50. Data retention exceeds 20 years.

PROGRAMMING/SOFTWARE SUPPORT

Refer to Section 9 (Development Software) and Section 10 (Third-party Programmer/ Software Support) of this data handbook for additional information.