PRELIMINARY

Data Sheet March 28, 2005

FN8133.0

# **Dual Voltage Monitor with Integrated System Battery Switch and EEPROM**

#### **FEATURES**

- Dual voltage monitoring
- · Active high and active low reset outputs
- Four standard reset threshold voltages (4.6/2.9, 4.6/2.6, 2.9/1.6, 2.6/1.6)
  - —User programmable thresholds
- Lowline Output Zero delayed POR
- Reset signal valid to V<sub>CC</sub> = 1V
- · System battery switch-over circuitry
- Long battery life with low power consumption
  - —<50µA max standby current, watchdog on</p>
  - —<30µA max standby current, watchdog off</p>
- Selectable watchdog timer
   —(0.15s, 0.4s, 0.8s, off)
- 64Kbits of EEPROM
- · Built-in inadvertent write protection
  - —Power-up/power-down protection circuitry
  - —Protect none(0), or all of EEPROM array with programmable Block Lock<sup>™</sup> protection


- —In circuit programmable ROM mode
- Minimize EEPROM programming time
  - -64 byte page write mode
  - -Self-timed write cycle
- -5ms write cycle time (typical)
- 10MHz SPI interface modes (0,0 & 1,1)
- 2.7V to 5.5V power supply operation
- Available packages 20-lead TSSOP

#### **DESCRIPTION**

This device combines power-on reset control, battery switch circuit, watchdog timer, supply voltage supervision, secondary voltage supervision, block lock protect and serial EEPROM in one package. This combination lowers system cost, reduces board space requirements, and increases reliability.

Applying power to the device activates the power-on reset circuit which holds RESET/RESET active for a period of time. This allows the power supply and oscillator to stabilize before the processor can execute code.

## **BLOCK DIAGRAM**



A system battery switch circuit compares V<sub>CC</sub> (V1MON) with V<sub>BATT</sub> input and connects V<sub>OUT</sub> to whichever is higher. This provides voltage to external SRAM or other circuits in the event of main power failure. The X55060 can drive 50mA from V<sub>CC</sub> and 250µA from V<sub>BATT</sub>. The device switches to V<sub>BATT</sub> when V<sub>CC</sub> drops below the low V<sub>CC</sub> voltage threshold and V<sub>BATT</sub> > V<sub>CC</sub>.

The Watchdog Timer provides an independent protection mechanism for microcontrollers. When the microcontroller fails to restart a timer within a selectable time out interval, the device activates the  $\overline{\text{WDO}}$  signal. The user selects the interval from three preset values. Once selected, the interval does not change, even after cycling the power.

The device's low  $V_{CC}$  detection circuitry protects the user's system from low voltage conditions, resetting the system when  $V_{CC}$  (V1MON) falls below the minimum  $V_{CC}$  trip point ( $V_{TRIP1}$ ). RESET/RESET is asserted until  $V_{CC}$  returns to proper operating level and stabilizes. A second voltage monitor circuit tracks the unregulated


supply or monitors a second power supply voltage to provide a power fail warning. Intersil's unique circuits allow the threshold for either voltage monitor to be reprogrammed to meet special needs or to fine-tune the threshold for applications requiring higher precision.

#### ORDERING INFORMATION

#### X55060

Suffix	Vtrip1	Vtrip2	Temp Range
V20-4.5A	4.6	4.6 2.6	0°C to 70°C
V20I-4.5A	4.0	2.0	-40°C to 85°C
V20-4.5	4.6	2.9	0°C to 70°C
V20I-4.5	4.0	2.9	-40°C to 85°C
V20-2.7A	2.9	1.65	0°C to 70°C
V20I-2.7A	2.9	1.05	-40°C to 85°C
V20-2.7	2.6	1.65	0°C to 70°C
V20I-2.7	2.0	1.00	-40°C to 85°C

#### **PIN CONFIGURATION**



## **PIN DESCRIPTION**

Pin	Name	Function
1	CS/WDI	Chip Select Input. $\overline{CS}$ HIGH, deselects the device and the SO output pin is at a high impedance state. Unless a nonvolatile write cycle is underway, the device will be in the standby power mode. $\overline{CS}$ LOW enables the device, placing it in the active power mode. Prior to the start of any operation after power-up, a HIGH to LOW transition on $\overline{CS}$ is required.
		<b>Watchdog Input.</b> A HIGH to LOW transition on the WDI pin restarts the Watchdog timer. The absence of a HIGH to LOW transition within the watchdog time out period results in RESET/RESET going active.
2	NC	No internal connections
3	SO	<b>Serial Output.</b> SO is a push/pull serial data output pin. A read cycle shifts data out on this pin. The falling edge of the serial clock (SCK) clocks the data out.
4	RESET	Reset Output. RESET is an active HIGH, open drain output which is the inverse of the RESET output.
5	LOWLINE	<b>Low V<sub>CC</sub> Detect</b> . This open drain output signal goes LOW when $V_{CC} < V_{TRIP1}$ and immediately goes HIGH when $V_{CC} > V_{TRIP1}$ . This pin goes LOW 250ns before RESET pin.
6	V2FAIL	<b>V2 Voltage Fail Output.</b> This open drain output goes LOW when V2MON is less than V <sub>TRIP2</sub> and goes HIGH when V2MON exceeds V <sub>TRIP2</sub> . There is no power-up reset delay circuitry on this pin.
7	V2MON	<b>V2 Voltage Monitor Input.</b> When the V2MON input is less than the V <sub>TRIP2</sub> voltage, V2FAIL goes LOW. This input can monitor an unregulated power supply with an external resistor divider or can monitor a second power supply with no external components. Connect V2MON to V <sub>SS</sub> or V <sub>CC</sub> when not used.
8	WP	Write Protect. The WP pin works in conjunction with a nonvolatile WPEN bit to "lock" the setting of the Watchdog Timer control and the memory write protect bits.
9	NC	No internal connections
10	V <sub>SS</sub>	Ground
11	SI	<b>Serial Input.</b> SI is a serial data input pin. Input all opcodes, byte addresses, and memory data on this pin. The rising edge of the serial clock (SCK) latches the input data. Send all opcodes (Table 1), addresses and data MSB first.
12	NC	No internal connections
13	NC	No internal connections
14	SCK	<b>Serial Clock.</b> The Serial Clock controls the serial bus timing for data input and output. The rising edge of SCK latches in the opcode, address, or data bits present on the SI pin. The falling edge of SCK changes the data output on the SO pin.
15	V <sub>BATT</sub>	<b>Battery Supply Voltage.</b> This input provides a backup supply in the event of a failure of the primary $V_{CC}$ voltage. The $V_{BATT}$ voltage typically provides the supply voltage necessary to maintain the contents of SRAM and also powers the internal logic to "stay awake." If unused connect $V_{BATT}$ to ground.

intersil

#### PIN DESCRIPTION (CONTINUED)

Pin	Name	Function
16	V <sub>ОИТ</sub>	Output Voltage. $V_{OUT} = V_{CC}$ if $V_{CC} > V_{TRIP1}$ . IF $V_{CC} < V_{TRIP1}$ , then, $V_{OUT} = V_{CC}$ if $V_{CC} > V_{BATT} + 0.03$ $V_{OUT} = V_{BATT}$ if $V_{CC} < V_{BATT} - 0.03$ Note: There is hysteresis around $V_{BATT} \pm 0.03V$ point to avoid oscillation at or near the switchover voltage. A capacitance of $0.1\mu F$ must be connected to Vout to ensure stability.
17	BATT-ON	<b>Battery On.</b> This open drain output goes HIGH when the $V_{OUT}$ switches to $V_{BATT}$ and goes LOW when $V_{OUT}$ switches to $V_{CC}$ . It is used to drive an external PNP pass transistor when $V_{CC} = V_{OUT}$ and current requirements are greater than 50mA. The purpose of this output is to drive an external transistor to get higher operating currents when the $V_{CC}$ supply is fully functional. In the event of a $V_{CC}$ failure, the battery voltage is applied to the $V_{OUT}$ pin and the external transistor is turned off. In this "backup condition," the battery only needs to supply enough voltage and current to keep SRAM devices from losing their data-there is no communication at this time.
18	RESET /MR	Output/Manual Reset Input. This is an Input/Output pin.  RESET Output. This is an active LOW, open drain output which goes active whenever V <sub>CC</sub> falls below the minimum V <sub>CC</sub> sense level. When RESET is active communication to the device is interrupted. RESET remains active until V <sub>CC</sub> rises above the minimum V <sub>CC</sub> sense level for 150ms. RESET also goes active on power-up and remains active for 150ms after the power supply stabilizes.  MR Input. This is an active LOW debounced input. When MR is active, the RESET/RESET pins are asserted. When MR is released, the RESET/RESET remains asserted for tpurst, and then released.
19	WDO	Watchdog Output. WDO is an active low, open drain output which goes active whenever the watchdog timer goes active. WDO remains active for 150ms, then returns to the inactive state.
20	V <sub>CC</sub> (V1MON)	<b>Supply Voltage/V1 Voltage Monitor Input.</b> When the V1MON input is less than the VTRIP1 voltage, RESET and RESET go ACTIVE.

#### PRINCIPLES OF OPERATION

### **Power-On Reset**

Application of power to the X55060 activates a Power-on Reset Circuit. This circuit goes active at about 1V and pulls the  $\overline{\text{RESET}}/\text{RESET}$  pin active. This signal prevents the system microprocessor from starting to operate with insufficient voltage or prior to stabilization of the oscillator. When  $\text{V}_{CC}$  exceeds the device  $\text{V}_{TRIP1}$  value for 150ms (nominal) the circuit releases  $\overline{\text{RESET}}/\text{RESET}$ , allowing the processor to begin executing code.

## Low V<sub>CC</sub> (V1MON) Voltage Monitoring

During operation, the X55060 monitors the  $V_{CC}$  level and asserts  $\overline{RESET}/RESET$  if supply voltage falls below a preset minimum  $V_{TRIP1}$ . During this time the communication to the device is interrupted. The

RESET/RESET signal also prevents the microprocessor from operating in a power fail or brownout condition. The RESET signal remains active until the voltage drops below 1V. These also remain active until V<sub>CC</sub> returns and exceeds V<sub>TRIP1</sub> for t<sub>PURST</sub>.


## Low V2MON Voltage Monitoring

The X55060 also monitors a second voltage level and asserts  $\overline{\text{V2FAIL}}$  if the voltage falls below a preset minimum  $V_{TRIP2}$ . The  $\overline{\text{V2FAIL}}$  signal is either ORed with RESET to prevent the microprocessor from operating in a power fail or brownout condition or used to interrupt the microprocessor with notification of an impending power failure.  $\overline{\text{V2FAIL}}$  remains active until V2MON returns and exceeds  $V_{TRIP2}$ .

The V2MON voltage sensor is powered by  $V_{OUT}$ . If  $V_{CC}$  and  $V_{BATT}$  go away (i.e.  $V_{OUT}$  goes away), then V2MON cannot be monitored.

FN8133.0 March 28, 2005

Figure 1. Two Uses of Dual Voltage Monitoring



R1 and R2 selected so V2 = V2MON threshold when Unregulated supply reaches 6V.


## **Watchdog Timer**

The Watchdog Timer circuit monitors the microprocessor activity by monitoring the  $\overline{\text{CS/WDI}}$  pin. The microprocessor must toggle the  $\overline{\text{CS/WDI}}$  pin HIGH to LOW periodically prior to the expiration of the watchdog time out period to prevent the  $\overline{\text{WDO}}$  signal going active. The state of two nonvolatile control bits in the Status Register determines the watchdog timer period. The microprocessor can change these watchdog bits by writing to the status register. The factory default setting disables the watchdog timer.

The Watchdog Timer oscillator stops when in battery backup mode. It re-starts when  $V_{\rm CC}$  returns.

## **System Battery Switch**

As long as V<sub>CC</sub> exceeds the low voltage detect threshold  $V_{\mbox{\scriptsize TRIP1}},~V_{\mbox{\scriptsize OUT}}$  is connected to  $V_{\mbox{\scriptsize CC}}$  through a  $5\Omega$ (typical) switch. When the V<sub>CC</sub> has fallen below V<sub>TRIP</sub>, then  $V_{CC}$  is applied to  $V_{OUT}$  if  $V_{CC}$  is equal to or greater than  $V_{BATT}$  + 0.03V. When  $V_{CC}$  drops to less than  $V_{BATT}$  - 0.03V, then  $V_{OUT}$  is connected to  $V_{BATT}$ through an  $80\Omega$  (typical) switch.  $V_{OUT}$  typically supplies the system static RAM voltage, so the switchover circuit operates to protect the contents of the static RAM during a power failure. Typically, when V<sub>CC</sub> has failed, the SRAMs go into a lower power state and draw much less current than in their active mode. When V<sub>CC</sub> returns, V<sub>OUT</sub> switches back to V<sub>CC</sub> when V<sub>CC</sub> exceeds V<sub>BATT</sub> + 0.03V. There is a 60mV hysteresis around this battery switch threshold to prevent oscillations between supplies.



Notice: No external components required to monitor two voltages.

While  $V_{CC}$  is connected to  $V_{OUT}$  the BATT-ON pin is pulled LOW. The signal can drive an external PNP transistor to provide additional current to the external circuits during normal operation.

#### Operation

The device is in normal operation with  $V_{CC}$  as long as  $V_{CC} > V_{TRIP1}$ . It switches to the battery backup mode when  $V_{CC}$  goes away.

Condition	Mode of Operation
V <sub>CC</sub> > V <sub>TRIP1</sub>	Normal Operation.
$V_{CC} > V_{TRIP1} & V_{BATT} = 0$	Normal Operation without battery back up capability.
$0 \le V_{CC} \ V_{TRIP1}$ and $V_{CC} < V_{BATT}$	Battery Backup Mode; RESET signal is asserted. No communication to the device is allowed.

#### Manual Reset

By connecting a push-button from  $\overline{\text{MR}}$  to ground or driven by logic, the designer adds manual system reset capability. The RESET/RESET pins are asserted when the push-button is closed and remain asserted for  $t_{\text{PURST}}$  after the push-button is released. This pin is debounced so a push-button connected directly to the device will have both clean falling and rising edges on  $\overline{\text{MR}}$ .

# V<sub>CC</sub> (V1MON), V2MON Threshold Programming Procedure

The X55060 is shipped with standard  $V_{CC}$  (V1MON) and V2MON threshold ( $V_{TRIP1}$ ,  $V_{TRIP2}$ ) voltages. These values will not change over normal operating and storage conditions. However, in applications where the standard thresholds are not exactly right, or if higher precision is needed in the threshold value, the X55060 trip points may be adjusted. The procedure is described below, and uses the application of a high voltage control signal.

## Setting the V<sub>TRIP</sub> Voltage

This procedure is used to set the  $V_{TRIP1}$  or  $V_{TRIP2}$  to a lower or higher voltage value. It is necessary to reset the trip point before setting the new value to a lower level.

To set the new voltage, apply the desired  $V_{TRIP1}$  threshold voltage to the  $V_{CC}$  pin or the  $V_{TRIP2}$  voltage to the V2MON pin (when setting  $V_{TRIP2}$ ,  $V_{CC}$  should be same voltage as V2MON). Next, tie the WP pin to

6

the programming voltage  $V_P$ . Then, send the WREN command and write to address 01h or to address 0Bh to program  $V_{TRIP1}$  or  $V_{TRIP2}$ , respectively (followed by data byte 00h). The  $\overline{CS}$  going high after a valid write operation initiates the programming sequence. Bring  $\overline{WP}$  LOW to complete the operation.

To check if the  $V_{TRIPX}$  has been set, apply a voltage higher than  $V_{TRIPX}$  to the VXMON (x = 1, 2) pin. Decrement VXMON in small steps and observe where the output switches. The voltage at which this occurs is the  $V_{TRIPX}$  (actual).

#### CASE A


If the  $V_{TRIPX}$  (actual) is lower than the  $V_{TRIPX}$  (desired), then add the difference between  $V_{TRIPX}$  (desired) and  $V_{TRIPX}$  (actual) to the original  $V_{TRIPX}$  (desired). This is your new  $V_{TRIPX}$  voltage that should be applied to VXMON and the whole sequence repeated again (see Fig 6).

#### CASE B

If the  $V_{TRIPX}$  (actual) is higher than the  $V_{TRIPX}$  (desired), perform the reset sequence as described in the next section. The new  $V_{TRIPX}$  voltage to be applied to VXMON will now be:  $V_{TRIPX}$  (desired) -  $(V_{TRIPX}$  (desired) -  $V_{TRIPX}$  (actual)).

**Note:** This operation will not alter the contents of the EEPROM.

Figure 2. Example System Connection



## Resetting the V<sub>TRIP</sub> Voltage

To reset V<sub>TRIP1</sub>, apply greater than 3V to V<sub>CC</sub> (V1MON). To reset V<sub>TRIP2</sub>, apply greater than 3V to both V<sub>CC</sub> and V2MON. Next, tie the  $\overline{WP}$  pin to the programming voltage V<sub>P</sub>. Then send the WREN command and write to address 03h or 0Dh to reset the V<sub>TRIP1</sub> or V<sub>TRIP2</sub> respectively (followed by data byte

00h). The  $\overline{\text{CS}}$  going LOW to HIGH after a valid write operation initiates the programming sequence. Bring  $\overline{\text{WP}}$  LOW to complete the operation.

**Note:** This operation does not change the contents of the EEPROM array.

Figure 3. Set V<sub>TRIPX</sub> Level Sequence





Figure 4. Reset V<sub>TRIPX</sub> Level Sequence



FN8133.0 March 28, 2005

Figure 5. Sample V<sub>TRIP</sub> Circuit





Figure 6. V<sub>TRIP</sub> Programming Sequence Flow Chart



#### SPI SERIAL MEMORY

The memory portion of the device is a CMOS Serial EEPROM array with Intersil's block lock protection. The array is internally organized as x 8. The device features a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple four-wire bus.

The device utilizes Intersil's proprietary Direct Write<sup>™</sup> cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.

The device is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of many popular microcontroller families. It contains an 8-bit instruction register that is accessed via the SI input, with data being clocked in on the rising edge of SCK.  $\overline{\text{CS}}$  must be LOW during the entire operation.

All instructions (Table 1), addresses and data are transferred MSB first. Data input on the SI line is latched on the first rising edge of SCK after  $\overline{\text{CS}}$  goes LOW. Data is output on the SO line by the falling edge of SCK. SCK is static, allowing the user to stop the clock and then start it again to resume operations where left off.

#### Write Enable Latch

The device contains a Write Enable Latch. This latch must be SET before a Write Operation is initiated. The WREN instruction sets the latch and the WRDI instruction resets the latch (Figure 9). This latch is automatically reset upon a power-up condition and after the completion of a valid Write Cycle.

## **Status Register**

The RDSR instruction provides access to the Status Register. The Status Register may be read at any time, even during a Write Cycle. The Status Register is formatted as follows:

7	6	5	4	3	2	1	0
WPEN	WD1	WD0	PUP	BL1	BL0	WEL	WIP

The Write-In-Progress (WIP) bit is a volatile, read only bit and indicates whether the device is busy with an internal nonvolatile write operation. The WIP bit is read using the RDSR instruction. When set to a "1", a nonvolatile write operation is in progress. When set to a "0", no write is in progress.

**Table 1. Instruction Set** 

Instruction Name	Instruction Format*	Operation
WREN	0000 0110	Set the Write Enable Latch (Enable Write Operations)
WRDI	0000 0100	Reset the Write Enable Latch
RSDR	0000 0101	Read Status Register
WRSR	0000 0001	Write Status Register (Watchdog, block lock, WPEN)
READ	0000 0011	Read Data from Memory Array Beginning at Selected Address
WRITE	0000 0010	Write Data to Memory Array Beginning at Selected Address

Note: \*Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.

**Table 2. Block Protect Matrix** 

WREN CMD	Status Register	Device Pin	Block	Block	Status Register
WEL	WPEN	WP	Protected Block	Unprotected Block	WPEN, BL0, BL1, PUP, WD0, WD1
0	X	Х	Protected	Protected	Protected
1	1	0	Protected	Writable	Protected
1	0	Х	Protected	Writable	Writable
1	X	1	Protected	Writable	Writable

intersil FN8133.0 March 28, 2005

The Write Enable Latch (WEL) bit indicates the Status of the Write Enable Latch. When WEL = 1, the latch is set HIGH and when WEL = 0 the latch is reset LOW. The WEL bit is a volatile, read only bit. It can be set by the WREN instruction and can be reset by the WRDS instruction.

The block lock bits, BL0 and BL1, set the level of block lock protection. These nonvolatile bits are programmed using the WRSR instruction and allow the user to protect one quarter, one half, all or none of the EEPROM array. Any portion of the array that is block lock protected can be read but not written. It will remain protected until the BL bits are altered to disable block lock protection of that portion of memory.

Status Register Bits		Array Addresses Protected
BL1	BL0	X55060
0	0	None (factory setting)
0	1	None
1	0	None
1	1	0000h-1FFFh (All)

The power-on reset time ( $t_{PURST}$ ) bit, PUP sets the initial power or reset time. There are two standard settings.

PUP	Time	
0	150 milliseconds (factory settings)	
1	800 milliseconds	

The Watchdog Timer bits, WD0 and WD1, select the Watchdog Time-out Period. These nonvolatile bits are programmed with the WRSR instruction.

Status Register Bits		Watchdog Time Out	
WD1	WD0	(Typical)	
0	0	800 milliseconds	
0	1	400 milliseconds	
1	0	150 milliseconds	
1	1	disabled (factory setting)	

The nonvolatile WPEN bit is programmed using the WRSR instruction. This bit works in conjunction with the  $\overline{\text{WP}}$  pin to provide an In-Circuit Programmable ROM function (Table 2).  $\overline{\text{WP}}$  tied to V<sub>SS</sub> and WPEN bit programmed HIGH disables all Status Register Write Operations.

- Note 1. Watchdog timer is shipped disabled.
  - 2. The t<sub>PURST</sub> time is set to 150ms at the factory.


## In Circuit Programmable ROM Mode

This mechanism protects the block lock and Watchdog bits from inadvertent corruption.

In the locked state (Programmable ROM Mode) the  $\overline{\text{WP}}$  pin is LOW and the nonvolatile bit WPEN is "1". This mode disables nonvolatile writes to the device's Status Register.

Setting the WP pin LOW while WPEN is a "1" while an internal write cycle to the Status Register is in progress will not stop this write operation, but the operation disables subsequent write attempts to the Status Register.

Figure 7. Read EEPROM Array Sequence



When WP is HIGH, all functions, including nonvolatile writes to the Status Register operate normally. Setting the WPEN bit in the Status Register to "0" blocks the WP pin function, allowing writes to the Status Register when WP is HIGH or LOW. Setting the WPEN bit to "1" while the WP pin is LOW activates the Programmable ROM mode, thus requiring a change in the WP pin prior to subsequent Status Register changes. This allows manufacturing to install the device in a system with WP pin grounded and still be able to program the Status Register. Manufacturing can then load Configuration data, manufacturing time and other parameters into the EEPROM, then set the portion of memory to be protected by setting the block lock bits, and finally set the "OTP mode" by setting the WPEN bit. Data changes to protected areas of the device now require a hardware change.

## **Read Sequence**

When reading from the EEPROM memory array,  $\overline{\text{CS}}$  is first pulled low to select the device. The 8-bit READ instruction is transmitted to the device, followed by the 16-bit address. After the READ opcode and address are sent, the data stored in the memory at the selected address is shifted out on the SO line. The data stored in memory at the next address can be read sequentially by continuing to provide clock pulses. The address is automatically incremented to the next higher address after each byte of data is shifted out. The read operation is terminated by taking CS high. Refer to the Read EEPROM Array Sequence (Figure 7).

To read the Status Register, the CS line is first pulled low to select the device followed by the 8-bit RDSR instruction. After the RDSR opcode is sent, the contents of the Status Register are shifted out on the SO line. Refer to the Read Status Register Sequence (Figure 8). Refer to the Serial Output Timing on page 18.

### **Write Sequence**

Prior to any attempt to write data into the device, the "Write Enable" Latch (WEL) must first be set by issuing the WREN instruction (Figure 9).  $\overline{\text{CS}}$  is first taken LOW, then the WREN instruction is clocked into the device. After all eight bits of the instruction are transmitted, CS must then be taken HIGH. If the user continues the Write Operation without taking CS HIGH after issuing the WREN instruction, the Write Operation will be ignored.

To write data to the EEPROM memory array, the user then issues the WRITE instruction followed by the 16 bit address and then the data to be written. Any unused address bits are specified to be "0's". The WRITE operation minimally takes 32 clocks. CS must go low and remain low for the duration of the operation. If the address counter reaches the end of a page and the clock continues, the counter will roll back to the first address of the page and overwrite any data that may have been previously written.

For the Page Write Operation (byte or page write) to be completed, CS can only be brought HIGH after bit 0 of the last data byte to be written is clocked in. If it is brought HIGH at any other time, the write operation will not be completed (Figure 10).

To write to the Status Register, the WRSR instruction is followed by the data to be written (Figure 11).

While the write is in progress following a Status Register or EEPROM Sequence, the Status Register may be read to check the WIP bit. During this time the WIP bit will be high. Refer to Serial Input timing on page 17.

#### OPERATIONAL NOTES

The device powers-up in the following state:

- The device is in the low power standby state.
- A HIGH to LOW transition on CS is required to enter an active state and receive an instruction.
- SO pin is high impedance.
- The Write Enable Latch is reset.
- Reset Signal is active for t<sub>PURST</sub>.

## **Data Protection**

The following circuitry has been included to prevent inadvertent writes:

- A WREN instruction must be issued to set the Write Enable Latch.
- A valid write command and address must be sent to the device.
- CS must come HIGH after a multiple of 8 data bits in order to start a nonvolatile write cycle.

intersil FN8133.0 March 28, 2005

Figure 8. Read Status Register Sequence




Figure 9. Write Enable Latch Sequence




Figure 10. Write Sequence





Figure 11. Status Register Write Sequence



## **Symbol Table**

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

#### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias	65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on any pin with	
respect to V <sub>SS</sub>	1.0V to +7V
D.C. output current	
(all output pins except V <sub>OUT</sub> )	5mA
D.C. Output Current V <sub>OUT</sub>	50mA
Lead temperature (soldering, 10 second	onds) 300°C

## **COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

Temperature	Min.	Max.
Commercial	0°C	70°C
Industrial	-40°C	+85°C

## **D.C. OPERATING CHARACTERISTICS**

(Over recommended operating conditions unless otherwise specified. ( $V_{CC} = 2.7V$  to 5.5V))

			Limits			
Symbol	Parameter	Min.	<b>Typ.</b> (5)	Max.	Unit	Test Conditions
I <sub>CC1</sub> <sup>(1)</sup>	V <sub>CC</sub> Supply Current (Active) (Excludes I <sub>OUT</sub> ) Read Memory array (Excludes I <sub>OUT</sub> ) Write nonvolatile Memory			1.5 3.0	mA	SCK = V <sub>CC</sub> x 0.1/V <sub>CC</sub> x 0.9 @ 10MHz
I <sub>CC2</sub> <sup>(2)</sup>	V <sub>CC</sub> Supply Current (Passive) (Excludes I <sub>OUT</sub> ) WDT on, 5V (Excludes I <sub>OUT</sub> ) WDT on, 2.7V (Excludes I <sub>OUT</sub> ) WDT off, 5V		50.0 40.0 30.0	90.0 60.0 50.0	μA	
I <sub>CC3</sub> <sup>(1)</sup>	V <sub>CC</sub> Current (Battery Backup Mode) (Excludes I <sub>OUT</sub> )			1	μA	$V_{CC} = 2V, V_{BATT} = 2.8V, V_{OUT}, RESET = Open$
I <sub>BATT1</sub> (3)(7	V <sub>BATT</sub> Current (Excludes I <sub>OUT</sub> )			1	μΑ	$V_{OUT} = V_{Bt}$
I <sub>BATT2</sub> <sup>(7)</sup>	V <sub>BATT</sub> Current (Excludes I <sub>OUT</sub> ) (Battery Backup Mode)		0.4	1.0	μA	$V_{OUT} = V_{BATT},$ $V_{BATT} = 2.8V$ $V_{OUT}, \overline{RESET} = Open$
V <sub>OUT1</sub> <sup>(7)</sup>	Output Voltage ( $V_{CC} > V_{BATT} + 0.03V$ or $V_{CC} > V_{TRIP1}$ )	V <sub>CC</sub> - 0.05 V <sub>CC</sub> - 0.5		V <sub>CC</sub> -0.02 V <sub>CC</sub> -0.2	V	$I_{OUT} = -5mA$ $I_{OUT} = -50mA$
V <sub>OUT2</sub> <sup>(7)</sup>	Output Voltage ( $V_{CC} < V_{BATT}$ -0.03V and $V_{CC} < V_{TRIP1}$ ) {Battery Backup}	V <sub>BATT</sub> - 0.2			V V	I <sub>OUT</sub> = -250μA
V <sub>OLB</sub>	Output (BATT-ON) LOW Voltage			0.4	V	I <sub>OL</sub> = 3.0mA (5V) I <sub>OL</sub> = 1.0mA (3V)
V <sub>BSH</sub>	Battery Switch Hysteresis (V <sub>CC</sub> < V <sub>TRIP1</sub> )			30 -30	mV mV	Power-up Power-down
RESET/RE	ESET/LOWLINE/WDO					
V <sub>TRIP1</sub> <sup>(6)</sup>	V <sub>CC</sub> Reset Trip Point Voltage	4.5	4.62	4.75	V	-4.5A and -4.5 versions
		2.85		3.0	V	-2.7A version
		2.55		2.75	V	-2.7 version
V <sub>OLR</sub>	Output (RESET, RESET, LOWLINE, WDO) LOW Voltage			0.4	V	$I_{OL} = 3.0 \text{mA (5V)}$ $I_{OL} = 1.0 \text{mA (3V)}$

#### D.C. OPERATING CHARACTERISTICS (CONTINUED)

(Over recommended operating conditions unless otherwise specified. ( $V_{CC} = 2.7V$  to 5.5V))

		Limits				
Symbol	Parameter	Min.	<b>Typ.</b> <sup>(5)</sup>	Max.	Unit	Test Conditions
Second S	upply Monitor				•	
V <sub>TRIP2</sub> <sup>(6)</sup>	V2MON Reset Trip Point Voltage	2.85		3.0	V	-4.5 version
		2.55		2.7	V	-4.5A version
		1.6		1.7	V	-2.7A and -2.7 version
V <sub>OLx</sub>	Output (V2FAIL) LOW Voltage			0.4	V	I <sub>OL</sub> = 3.0mA (5V) I <sub>OL</sub> = 1.0mA (3V)
SPI Interfa	ace					
V <sub>ILx</sub> (4)	Input (CS, SI, SCK, WP) LOW Voltage	-0.5		V <sub>CC</sub> x 0.3	V	
V <sub>IHx</sub> <sup>(4)</sup>	Input (CS, SI, SCK, WP) HIGH Voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V	
I <sub>LIx</sub>	Input Leakage Current (CS, SI, SCK, WP)			±10	μΑ	
V <sub>OLS</sub>	Output (SO) LOW Voltage			0.4	V	$I_{OL} = 3.0 \text{mA (5V)}$ $I_{OL} = 1.0 \text{mA (3V)}$
V <sub>OHS</sub>	Output (SO) HIGH Voltage	V <sub>OUT</sub> - 0.8			V	I <sub>OH</sub> = -1.0mA (5V)

Notes: (1) The device enters the Active state after any start, and remains active until 9 clock cycles later if the Device Select Bits in the Slave Address Byte are incorrect; 200ns after a stop ending a read operation; or t<sub>WC</sub> after a stop ending a write operation.


- (2) The device goes into Standby: 200ns after any Stop, except those that initiate a high voltage write cycle; t<sub>WC</sub> after a stop that initiates a high voltage cycle; or 9 clock cycles after any start that is not followed by the correct Device Select Bits in the Slave Address Byte.
- (3) Negative number indicate charging current, Positive numbers indicate discharge current.
- (4)  $V_{IL}$  min. and  $V_{IH}$  max. are for reference only and are not tested.
- (5)  $V_{CC} = 5V \text{ at } 25^{\circ}C.$
- (6) V<sub>TRIP1</sub> and V<sub>TRIP2</sub> are programmable. See page 22 and 23 for programming specifications and pages 6, 7 and 8 for programming procedure. For custom programmed levels, contact factory.
- (7) Based on characterization data.

# **CAPACITANCE** $T_A = +25$ °C, f = 1MHz, $V_{CC} = 5$ V

Symbol	Test	Max.	Unit	Conditions
C <sub>OUT</sub> <sup>(1)</sup>	Output Capacitance (SO, RESET, V2FAIL, RESET, LOWLINE, BATT-ON, WDO)	8	pF	$V_{OUT} = 0V$
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance (SCK, SI, CS, WP)	6	рF	$V_{IN} = 0V$

Note: (1) This parameter is periodically sampled and not 100% tested.

# EQUIVALENT A.C. LOAD CIRCUIT AT 5V $V_{CC}$



## **A.C. TEST CONDITIONS**


Input pulse levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input rise and fall times	10ns
Input and output timing level	V <sub>CC</sub> x0.5

## A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified)

## **Serial Input Timing**

		V <sub>CC</sub> = 2	2.7-5.5V	
Symbol	Parameter	Min.	Max.	Unit
f <sub>SCK</sub>	Clock Frequency		10	MHz
t <sub>CYC</sub>	Cycle Time	100		ns
t <sub>LEAD</sub>	CS Lead Time	50		ns
t <sub>LAG</sub>	CS Lag Time	200		ns
t <sub>WH</sub>	Clock HIGH Time	40		ns
t <sub>WL</sub>	Clock LOW Time	40		ns
t <sub>SU</sub>	Data Setup Time	10		ns
t <sub>H</sub>	Data Hold Time	10		ns
t <sub>RI</sub> <sup>(3)</sup>	Input Rise Time		20	ns
t <sub>FI</sub> <sup>(3)</sup>	Input Fall Time		20	ns
t <sub>CS</sub>	CS Deselect Time	50		ns
t <sub>WC</sub> <sup>(4)</sup>	Write Cycle Time		10	ms

## **Serial Input Timing**




## **Serial Output Timing**

		2.7-5.5V		
Symbol	Parameter	Min.	Max.	Unit
f <sub>SCK</sub>	Clock Frequency		10	MHz
t <sub>DIS</sub>	Output Disable Time		50	ns
t <sub>V</sub>	Output Valid from Clock Low		40	ns
t <sub>HO</sub>	Output Hold Time	0		ns
t <sub>RO</sub> (3)	Output Rise Time		25	ns
t <sub>FO</sub> <sup>(3)</sup>	Output Fall Time		25	ns


Notes: (3) This parameter is periodically sampled and not 100% tested.

<sup>(4)</sup> t<sub>WC</sub> is the time from the rising edge of  $\overline{\text{CS}}$  after a valid write sequence has been sent to the end of the self-timed internal nonvolatile write cycle.


## **Serial Output Timing**




## **Power-Up and Power-Down Timing**



# $V_{CC}$ to $\overline{\text{LOWLINE}}$ Timings



## **V2MON** to **V2FAIL** Timings




# RESET/RESET/LOWLINE Output Timing

Symbol	Parameter	Min.	<b>Typ.</b> (3)	Max.	Unit
t <sub>PURST</sub>	RESET/RESET Time-out Period				
	PUP = 0	75	150	250	ms
	PUP = 1	500	800	1200	
t <sub>RPD</sub> <sup>(1)</sup>	V <sub>TRIP1</sub> to RESET/RESET (Power-down only) V <sub>TRIP1</sub> to LOWLINE		10	20	μs
t <sub>RPD2</sub> <sup>(1)</sup>	V <sub>TRIP2</sub> to V2FAIL		10	20	μs
t <sub>LR</sub>	LOWLINE to RESET/RESET delay (Power-down only)	100	250 <sup>(4)</sup>	800	ns
t <sub>F</sub> <sup>(2)</sup>	V <sub>CC</sub> /V2MON Fall Time	1000			μs
t <sub>R</sub> <sup>(2)</sup>	V <sub>CC</sub> /V2MON Rise Time	1000			μs
V <sub>RVALID</sub>	Reset Valid V <sub>CC</sub>	1			V
t <sub>VB1</sub>	V <sub>BATT</sub> + 0.03 v to BATT-ON (logical 0)			20 <sup>(4)</sup>	μs
t <sub>VB2</sub>	V <sub>BATT</sub> - 0.03 v to BATT-ON (logical 1)			20 <sup>(4)</sup>	μs

Notes: (1) This parameter is not 100% tested.

- (2) This measurement is from 10% to 90% of the supply voltage.
  (3) V<sub>CC</sub> = 5V at 25°C.
  (4) Based on characterization data only.

# CS/WDI vs. WDO Timing




## **RESET/RESET Output Timing**

Symbol	Parameter	Min.	Typ. <sup>(1)</sup>	Max.	Unit
t <sub>WDO</sub>	Watchdog Time Out Period,				
	WD1 = 1, WD0 = 0	75	150	250	ms
	WD1 = 0, WD0 = 1	200	400 <sup>(2)</sup>	600	ms
	WD1 = 0, WD0 = 0	500	800 <sup>(2)</sup>	1200	ms
t <sub>CST</sub>	CS Pulse Width to Reset the Watchdog	400			ns
t <sub>RST</sub>	Reset Time Out	75	150	250	ms

Notes: (1)  $V_{CC} = 5V$  at 25°C. (2) Based on characterization data only.

# **V<sub>TRIP</sub> Set/Reset Conditions**



## X55060


# $V_{TRIP1}$ , $V_{TRIP2}$ Programming Specifications $V_{CC}$ = 2.7-5.5V; Temperature = 25°C


Parameter	Description	Min.	Max.	Unit
t <sub>VPS</sub>	WP V <sub>TRIPX</sub> Program Voltage Setup time	10		μs
t <sub>VPH</sub>	WP V <sub>TRIPX</sub> Program Voltage Hold time	10		μs
t <sub>TSU</sub>	V <sub>TRIPX</sub> Level Setup time	10		μs
t <sub>THD</sub>	V <sub>TRIPX</sub> Level Hold (stable) time	10		ms
t <sub>WC</sub>	V <sub>TRIPX</sub> Write Cycle Time		10	ms
t <sub>VPO</sub>	WP V <sub>TRIPX</sub> Program Voltage Off time before next cycle	1		ms
V <sub>P</sub>	Programming Voltage	10	15	V
$V_{TRAN}$	V <sub>TRIPX</sub> Programed Voltage Range	2.5	5.0	V
V <sub>tv</sub>	V <sub>TRIPX</sub> Program variation after programming (0–75°C). (Programmed at 25°C according to the procedure defined on pages 6, 7 and 8.)	-25	+25	mV


V<sub>TRIPX</sub> programming parameters are periodically sampled and are not 100% tested.


## **PACKAGING INFORMATION**

## 20-Lead Plastic, TSSOP, Package Type V










NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

#### **Part Mark Information**



Part Mark	V <sub>TRIP1</sub> Range	V <sub>TRIP2</sub> Range	Operating Temperature Range	Part Number
Blank	4.5-4.75V	2.55-2.7V	0°C-70°C	X55060V20-4.5A
I			-40°C-85°C	X55060V20I-4.5A
AL	4.5-4.75V	2.85-3.0V	0°C-70°C	X55060V20-4.5
AM			-40°C-85°C	X55060V20I-4.5
F	2.85-3.0V	1.6-1.7V	0°C-70°C	X55060V20-2.7A
G			-40°C-85°C	X55060V20I-2.7A
AN	2.55-2.75V	1.6-1.7V	0°C-70°C	X55060V20-2.7
AP			-40°C-85°C	X55060V20I-2.7

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com