www.DataSheet4U.com

LH52256AV

CMOS 256K (32K × 8) Static RAM

FEATURES

- 32,768 × 8 bit organization
- Access times (MAX.):
  200 ns ($2.7 \le V_{CC} < 3.0$ V)
  150 ns ($3.0 \le V_{CC} \le 5.5$ V)
- Supply current:
  Operating: 165 mW (MAX.)
  Standby: 220 µW (MAX.)
  Data retention:
  3 µW (V_{CCDR} = 3 V, t_A = 25°C)
- Wide operating voltage range:
  2.7 V to 5.5 V
- Fully-static operation
- Three-state outputs
- Packages:
  28-pin, 450-mil SOP
  28-pin, 8 × 13 mm² TSOP (Type I)

DataSheet4U.com

DESCRIPTION

The LH52256AV is a static RAM organized as 32,768 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS



Figure 1. Pin Connections for SOP Package

DataSheet4U.com



Figure 2. Pin Connections for TSOP Package

DataSheet4U.com
www.DataSheet4U.com
DataSheet4U.com
DataSheet4U.com

www.DataSheet4U.com



et4U.com DataSheet4U.com DataShee

Figure 3. LH52256AV Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A_0 - A_{14}	Address inputs
$\overline{CE}$	Chip Enable input
$\overline{WE}$	Write Enable input
$\overline{OE}$	Output Enable input

SIGNAL	PIN NAME
I/O_1 - I/O_8	Data inputs and outputs
V_{CC}	Power supply
GND	Ground

DataSheet4U.com www.DataSheet4U.com
DataSheet4U.com
DataSheet4U.com

www.DataSheet4U.com

TRUTH TABLE

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	MODE	I/O_1 - I/O_8	SUPPLY CURRENT	NOTE
H	X	X	Standby	High-Z	Standby (I_{SB})	1
L	L	X	Write	D_{IN}	Operating (I_{CC})	1
L	H	L	Read	D_{OUT}	Operating (I_{CC})	
L	H	H	Output disable	High-Z	Operating (I_{CC})	

NOTE:
1. X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V_{CC}	−0.3 to +7.0	V	1
Input voltage	V_{IN}	−0.3 to V_{CC} +0.3	V	1, 2
Operating temperature	Topr	−10 to +70	°C	
Storage temperature	Tstg	−65 to +150	°C	

NOTES:
1. The maximum applicable voltage on any pin with respect to GND.
2. V_{IN} (MIN.) = −3.0 V for pulse width ≤50 ns.

RECOMMENDED OPERATING CONDITIONS (T_A = −10°C to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V_{CC}	2.7		5.5	V	
Input voltage (V_{CC} = 2.7 V to 5.5 V)	V_{IH}	V_{CC} − 0.3		V_{CC} + 0.3	V	
	V_{IL}	−0.3		0.2	V	1
Input voltage (V_{CC} = 3.0 V to 3.6 V)	V_{IH}	2.0		V_{CC} + 0.3	V	
	V_{IL}	−0.3		0.6	V	1

NOTE:
1. V_{IN} (MIN.) = −3.0 V for pulse width ≤50 ns.

DataSheet4U.com
DataSheet4U.com
www.DataSheet4U.com
DataSheet4U.com
DataSheet4U.com

DC CHARACTERISTICS (V_{CC} = 2.7 V to 5.5 V, T_A = −10°C to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT
Input leakage current	I_{LI}	V_{IN} = 0 V to V_{CC}	−1.0	1.0	µA
Output leakage current	I_{LO}	$\overline{CE}$ = V_{IH} or $\overline{OE}$ = V_{IH} $V_{I/O}$ = 0 V to V_{CC}	−1.0	1.0	µA
Operating supply current	I_{CC}	Minimum cycle, V_{IN} = V_{IL} or V_{IH} $I_{I/O}$ = 0 mA, $\overline{CE}$ = V_{IL}		30	mA
		t_{RC}, t_{WC} = 1.0 µs, V_{IN} = V_{IL} or V_{IH}, $I_{I/O}$ = 0 mA, $\overline{CE}$ = V_{IL}		10	
		Minimum cycle, V_{IN} = V_{IL} or V_{IH} $I_{I/O}$ = 0 mA, $\overline{CE}$ = V_{IL}, V_{CC} = 3.6 V		15	
		t_{RC}, t_{WC} = 1.0 µs, V_{IN} = V_{IL} or V_{IH}, $I_{I/O}$ = 0 mA, $\overline{CE}$ = V_{IL}, V_{CC} = 3.6 V		5.0	
Standby supply current	I_{SB}	$\overline{CE}$ ≥ V_{CC} − 0.2 V		40	µA
	I_{SB1}	$\overline{CE}$ = V_{IH}		3.0	mA
Output voltage	V_{OL}	I_{OL} = 0.5 mA		0.5	V
		I_{OL} = 2.1 mA, V_{CC} = 3.0 V to 5.5 V		0.4	
	V_{OH}	I_{OH} = −0.5 mA	V_{CC} − 0.5		V
		I_{OH} = −1.0 mA, V_{CC} = 3.0 V to 5.5 V	2.4		

READ CYCLE (T_A = −10°C to +70°C)

PARAMETER	SYMBOL	2.7 V ≤ Vcc < 3.0 V		3.0 V ≤ Vcc ≤ 5.5 V		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Read cycle time	t_{RC}	200		150		ns	
Address access time	t_{AA}		200		150	ns	
Chip enable access time	t_{ACE}		200		150	ns	
Output enable access time	t_{OE}		100		70	ns	
Output hold time	t_{OH}	10		10		ns	
$\overline{CE}$ Low to output in Low-Z	t_{LZ}	10		10		ns	1
$\overline{OE}$ Low to output in Low-Z	t_{OLZ}	10		10		ns	1
$\overline{CE}$ High to output in High-Z	t_{HZ}	0	60	0	60	ns	1
$\overline{OE}$ High to output in High-Z	t_{OHZ}	0	60	0	60	ns	1

NOTE:

1. Active output to high-impedance and high-impedance to output active tests specified for a ±200 mV transition from steady state levels into the test load.

www.DataSheet4U.com
DataSheet4U.com
DataSheet4U.com
DataSheet4U.com
DataSheet4U.com
DataSheet4U.com

www.DataSheet4U.com

WRITE CYCLE (T_A = –10°C to +70°C)

PARAMETER	SYMBOL	2.7 V ≤ Vcc < 3.0 V		3.0 V ≤ Vcc ≤ 5.5 V		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Write cycle time	t_{WC}	200		150		ns	
$\overline{CE}$ Low to end of write	t_{CW}	120		100		ns	
Address valid to end of write	t_{AW}	120		100		ns	
Address setup time	t_{AS}	0		0		ns	
Write pulse width	t_{WP}	100		70		ns	
Write recovery time	t_{WR}	0		0		ns	
Input data setup time	t_{DW}	60		50		ns	
Input data hold time	t_{DH}	0		0		ns	
$\overline{WE}$ High to output in Low-Z	t_{OW}	10		10		ns	1
$\overline{WE}$ Low to output in High-Z	t_{WZ}	0	60	0	60	ns	1
$\overline{OE}$ High to output in High-Z	t_{OHZ}	0	60	0	60	ns	1

NOTE:

1. Active output to high-impedance and high-impedance to output active tests specified for a ±200 mV transition from steady state levels into the test load.

TEST CONDITIONS

PARAMETER	MODE	NOTE
Input pulse levels	0 V to V_{CC}	
Input rise/fall times	10 ns	
Input/output timing levels	1.5 V	
Output load	C_L (100 pF)	1

NOTE:

1. Includes scope and jig capacitance.

et4U.com DataSheet4U.com DataShee

CAPACITANCE (T_A = 25°C, f = 1 MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input capacitance	C_{IN}	V_{IN} = 0 V			7	pF	1
I/O capacitance	$C_{I/O}$	$V_{I/O}$ = 0 V			10	pF	1

NOTE:

1. This parameter is sampled and not production tested.

DataSheet4U.com www.DataSheet4U.com
DataSheet4U.com
DataSheet4U.com

www.DataSheet4U.com

DATA RETENTION CHARACTERISTICS (T_A = –10°C to +70°C)

PARAMETER	SYMBOL	CONDITIONS		MIN.	MAX.	UNIT	NOTE
Data retention supply voltage	V_{CCDR}	$\overline{CE} \geq V_{CCDR} - 0.2$ V		2.0	5.5	V	
Data retention supply current	I_{CCDR}	V_{CCDR} = 3.0 V, $\overline{CE} \geq V_{CCDR} - 0.2$ V	T_A = 25°C		1	µA	
			T_A = 40°C		3	µA	
					20	µA	
Chip enable setup time	t_{CDR}			0		ns	
Chip enable hold time	t_R			t_{RC}		ns	1

NOTE:
1. t_{RC} = Read cycle time.



Figure 4. Low Voltage Data Retention

et4U.com DataSheet4U.com DataShee



Figure 5. Read Cycle

DataSheet4U.com www.DataSheet4U.com
DataSheet4U.com
DataSheet4U.com

www.DataSheet4U.com



NOTES:

1. t_{CW} is defined as the time from $\overline{CE}$ LOW transition to the end of writing.
2. t_{WR} is defined as the time from the end of writing to address change.
3. t_{AS} is defined as the time from address change to the start of writing.
4. The writing occurs during an overlapping period of $\overline{CE}$ = 'LOW,' and $\overline{WE}$ = 'LOW' (t_{WP}).
5. If $\overline{CE}$ LOW transition occurs at the same time or after $\overline{WE}$ LOW transition, the outputs will remain high-impedance.
6. When I/O pins are in the output state, input signals with the opposite logic level must not be applied.

52256AV-5

Figure 6. Write Cycle ($\overline{OE}$ Controlled)

DataSheet4U.com
www.DataSheet4U.com
DataSheet4U.com
DataSheet4U.com



NOTES:

1. t_{CW} is defined as the time from $\overline{CE}$ LOW transition to the end of writing.
2. t_{WR} is defined as the time from the end of writing to address change.
3. t_{AS} is defined as the time from address change to the start of writing.
4. The writing occurs during an overlapping period of $\overline{CE}$ = 'LOW,' and $\overline{WE}$ = 'LOW' (t_{WP}).
5. If $\overline{CE}$ LOW transition occurs at the same time or after $\overline{WE}$ LOW transition, the outputs will remain high-impedance.
6. If $\overline{CE}$ HIGH transition occurs at the same time or before $\overline{WE}$ HIGH transition, the outputs will remain high-impedance.
7. When I/O pins are in the output state, input signals with the opposite logic level must not be applied.

52256AV-6

Figure 7. Write Cycle ($\overline{OE}$ Low Fixed)

www.DataSheet4U.com
DataSheet4U.com
DataSheet4U.com

www.DataSheet4U.com

PACKAGE DIAGRAMS

28SOP (SOP028-P-0450)



DIMENSIONS IN MM [INCHES] MAXIMUM LIMIT / MINIMUM LIMIT

28SOP

28-pin, 450-mil SOP

DataSheet4U.com
DataSheet4U.com
DataSheet4U.com
www.DataSheet4U.com
DataSheet4U.com
DataSheet4U.com

www.DataSheet4U.com

28TSOP (TSOP028-P-0813)



28-pin, 8 × 13 mm² TSOP (Type I)

ORDERING INFORMATION



DataSheet4U.com
www.DataSheet4U.com
DataSheet4U.com
DataSheet4U.com