MGP19N35CL, MGB19N35CL

Preferred Device

Ignition IGBT
19 Amps, 350 Volts
N–Channel TO–220 and D^{2}PAK

This Logic Level Insulated Gate Bipolar Transistor (IGBT) features monolithic circuitry integrating ESD and Over–Voltage clamped protection for use in inductive coil drivers applications. Primary uses include Ignition, Direct Fuel Injection, or wherever high voltage and high current switching is required.

- Ideal for IGBT–On–Coil or Distributorless Ignition System Applications
- High Pulsed Current Capability up to 50 A
- Gate–Emitter ESD Protection
- Temperature Compensated Gate–Collector Voltage Clamp Limits Stress Applied to Load
- Integrated ESD Diode Protection
- Low Threshold Voltage to Interface Power Loads to Logic or Microprocessor Devices
- Low Saturation Voltage
- Optional Gate Resistor (R_G)

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	V_{CES}	380	V_{DC}
Collector–Gate Voltage	V_{CER}	380	V_{DC}
Gate–Emitter Voltage	V_{GE}	22	V_{DC}
Collector Current – Continuous @ T_C = 25°C – Pulsed	I_C	19 50	A_{DC} A_{AC}
ESD (Human Body Model) R = 1500 Ω, C = 100 pF	ESD	8	kV
ESD (Machine Model) R = 0 Ω, C = 200 pF	ESD	800	V
Total Power Dissipation @ T_C = 25°C Derate above 25°C	P_D	165 1.1	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	–55 to 175	°C

UNCLAMPED DRAIN–TO–SOURCE AVALANCHE CHARACTERISTICS (T_J < 150°C)

Characteristic	Symbol	Value	Unit
Single Pulse Collector–to–Emitter Avalanche Energy V_{CC} = 50 V, V_{GE} = 5 V, Pk I_L = 18 A, L = 3 mH, Starting T_J = 25°C V_{CC} = 50 V, V_{GE} = 5 V, Pk I_L = 12.9 A, L = 3 mH, Starting T_J = 150°C	E_{AS}	 500 300	mJ
Reverse Avalanche Energy V_{CC} = 100 V, V_{GE} = 20 V, L = 3 mH, Pk I_L = 25.8 A, Starting T_J = 25°C	$E_{AS(R)}$	1000	mJ



http://onsemi.com

19 AMPERES
350 VOLTS (Clamped)
$V_{CE(on)}$ @ 10 A = 1.8 V Max

TO–220AB
CASE 221A
STYLE 9

D^{2}PAK
CASE 418B
STYLE 4

MARKING DIAGRAMS & PIN ASSIGNMENTS

G19N35CL = Device Code
Y = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MGP19N35CL	TO–220	50 Units/Rail
MGB19N35CLT4	D2PAK	800 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

THERMAL CHARACTERISTICS

Characteristic		Symbol	Value	Unit
Thermal Resistance, Junction to Case		$R_{\theta JC}$	0.9	°C/W
Thermal Resistance, Junction to Ambient	TO–220	$R_{\theta JA}$	62.5	
	D^2PAK (Note 1.)	$R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 5 seconds		T_L	275	°C

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Collector–Emitter Clamp Voltage	BV_{CES}	I_C = 2 mA T_J = –40°C to 175°C	320	350	380	V_{DC}
Zero Gate Voltage Collector Current	I_{CES}	V_{CE} = 300 V, V_{GE} = 0, T_J = 25°C	–	1.5	20	μA_{DC}
		V_{CE} = 300 V, V_{GE} = 0, T_J = 150°C	–	15	40	
Reverse Collector–Emitter Leakage Current	I_{ECS}	V_{CE} = –24 V	–	0.35	1.0	mA
Reverse Collector–Emitter Clamp Voltage	$BV_{CES(R)}$	I_C = –75 mA	25	33	50	V_{DC}
Gate–Emitter Clamp Voltage	BV_{GES}	I_G = 5 mA	17	20	22	V_{DC}
Gate–Emitter Leakage Current	I_{GES}	V_{GE} = 10 V	384	500	1000	μA_{DC}
Gate Resistor (Optional)	R_G	–	–	70	–	Ω
Gate Emitter Resistor	R_{GE}	–	10	20	26	kΩ
ON CHARACTERISTICS (Note 2.)						
Gate Threshold Voltage	$V_{GE(th)}$	I_C = 1 mA V_{GE} = V_{CE}	1.0	1.7	2.1	V_{DC}
Threshold Temperature Coefficient (Negative)	–	–	–	4.4	–	mV/°C
Collector–to–Emitter On–Voltage	$V_{CE(on)}$	I_C = 6 A, V_{GE} = 4 V	–	1.25	1.8	V_{DC}
		I_C = 10 A, V_{GE} = 4 V	–	1.5	1.8	
		I_C = 15 A, V_{GE} = 4 V	–	1.8	2.1	
		I_C = 20 A, V_{GE} = 4 V	–	2.0	2.3	
		I_C = 25 A, V_{GE} = 4 V	–	2.25	2.6	
Collector–to–Emitter On–Voltage	$V_{CE(on)}$	I_C = 10 A, V_{GE} = 4.5 V, T_J = 150°C	–	1.3	1.8	V_{DC}
Forward Transconductance	gfs	V_{CE} = 5 V, I_C = 6 A	8.0	15	25	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	C_{ISS}	V_{CC} = 25 V V_{GE} = 0 V f = 1 MHz	–	1500	1800	pF
Output Capacitance	C_{OSS}		–	130	160	
Transfer Capacitance	C_{RSS}		–	6.0	8.0	

1. When surface mounted to an FR4 board using the minimum recommended pad size.
2. Pulse Test: Pulse Width ≤ 300 μS, Duty Cycle ≤ 2%.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
SWITCHING CHARACTERISTICS (Note 3.)						
Turn–Off Delay Time (Inductive)	$t_{d(off)}$	V_{CC} = 300 V, I_C = 10 A, R_G = 1 kΩ, L = 300 μH	–	5.0	10	μSec
Fall Time (Inductive)	t_f		–	6.0	10	
Turn–Off Delay Time (Resistive)	$t_{d(off)}$	V_{CC} = 300 V, I_C = 6.5 A, R_G = 1 kΩ, R_L = 46 Ω	–	6.0	10	μSec
Fall Time (Resistive)	t_f		–	12	20	
Turn–On Delay Time	$t_{d(on)}$	V_{CC} = 10 V, I_C = 6.5 A, R_G = 1 kΩ, R_L = 1.5 Ω	–	1.5	2.0	μSec
Rise Time	t_r		–	4.0	6.0	

3. Pulse Test: Pulse Width ≤ 300 μS, Duty Cycle ≤ 2%.

TYPICAL ELECTRICAL CHARACTERISTICS (unless otherwise noted)



Figure 1. Output Characteristics



Figure 2. Output Characteristics



Figure 3. Transfer Characteristics



Figure 4. Collector–to–Emitter Saturation Voltage vs. Junction Temperature



Figure 5. Capacitance Variation



Figure 6. Threshold Voltage vs. Temperature



Figure 7. Switching Speed vs. Case Temperature



Figure 8. Switching Speed vs. Collector Current



Figure 9. Minimum Open Secondary Latch Current vs. Inductor



Figure 10. Minimum Open Secondary Latch Current vs. Temperature



Figure 11. Typical Open Secondary Latch vs. Inductor



Figure 12. Typical Open Secondary Latch vs. Temperature



Figure 13. Transient Thermal Resistance (Non–normalized Junction–to–Ambient mounted on fixture in Figure 14)



Figure 14. Test Fixture for Transient Thermal Curve (48 square inches of 1/8″ thick aluminum)



Figure 15. Single Pulse Safe Operating Area (Mounted on an Infinite Heatsink at T_C = 25°C)



Figure 16. Single Pulse Safe Operating Area (Mounted on an Infinite Heatsink at T_C = 125°C)



Figure 17. Pulse Train Safe Operating Area (Mounted on an Infinite Heatsink at T_C = 25°C)



Figure 18. Pulse Train Safe Operating Area (Mounted on an Infinite Heatsink at T_C = 125°C)

PACKAGE DIMENSIONS

TO–220 THREE–LEAD
TO–220AB
CASE 221A–09
ISSUE AA



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.570	0.620	14.48	15.75
B	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
H	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	---	1.15	---
Z	---	0.080	---	2.04

STYLE 9:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

PACKAGE DIMENSIONS

D²PAK
CASE 418B–03
ISSUE D



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.340	0.380	8.64	9.65
B	0.380	0.405	9.65	10.29
C	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
G	0.100 BSC		2.54 BSC	
H	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
S	0.575	0.625	14.60	15.88
V	0.045	0.055	1.14	1.40

STYLE 4:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

Notes

Notes

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support
German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit–german@hibbertco.com
French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
Email: ONlit–french@hibbertco.com
English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com

EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781
*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:
Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit–spanish@hibbertco.com
Toll–Free from Mexico: Dial 01–800–288–2872 for Access – then Dial 866–297–9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:
001–800–4422–3781
Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2700
Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.