



CEP35P03/CEB35P03

P-Channel Enhancement Mode Field Effect Transistor

FEATURES


- -30V, -35A, $R_{DS(ON)} = 36m\Omega$ @ $V_{GS} = -10V$.
 $R_{DS(ON)} = 57m\Omega$ @ $V_{GS} = -5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-220 & TO-263 package.



CEB SERIES
TO-263(DD-PAK)



CEP SERIES
TO-220



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-35	A
Drain Current-Pulsed ^a	I_{DM}	-140	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	P_D	71 0.48	W W/ $^\circ C$
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	R_{JC}	2.1	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	R_{JA}	62.5	$^\circ C/W$



CEP35P03/CEB35P03

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -24\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-1		-3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -20\text{A}$		30	36	$\text{m}\Omega$
		$V_{\text{GS}} = -5\text{V}, I_D = -16\text{A}$		47	57	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}} = -15\text{V}, I_D = -20\text{A}$		8		S
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1300		pF
Output Capacitance	C_{oss}			300		pF
Reverse Transfer Capacitance	C_{rss}			150		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -15\text{V}, I_D = -1\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 6\Omega$		10	20	ns
Turn-On Rise Time	t_r			4	10	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			58	80	ns
Turn-Off Fall Time	t_f			23	30	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = -15\text{V}, I_D = -20\text{A}, V_{\text{GS}} = -10\text{V}$		20	25	nC
Gate-Source Charge	Q_{gs}			3		nC
Gate-Drain Charge	Q_{gd}			5		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				-2.3	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = -2.3\text{A}$			-1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board, $t \leq 10$ sec.
- c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- d.Guaranteed by design, not subject to production testing.



CEP35P03/CEB35P03

5




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP35P03/CEB35P03




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve