

## 8-Bit Latch


### Description

CXQ71082 and CXQ71083 are CMOS 8-bit transparent latches with three-state output buffers. They are used as bus buffers or bus multiplexers in microprocessor systems. Their high-drive capability makes them suitable for data latch, buffer or I/O port applications.



### Features

- Transparent operation
- 8-bit parallel data register
- Three-state output buffer
- High drive capability output buffer ( $I_{OL}=12\text{ mA}$ )
- 8086, 8088, CXQ70108 and CXQ70116 CPU bus compatible
- CXQ71082: non-inverted output  
CXQ71083: inverted output
- CMOS technology
- +5V single power supply
- 20-pin plastic DIP (300 mil)
- NEC  $\mu$ PD71082,  $\mu$ PD71083 compatible

### Block Diagram



### Pin Configuration (Top View)



**Pin Identification**

No.	Symbol	Direction	Function
1	DI <sub>0</sub>	In	Data input, bit 0
2	DI <sub>1</sub>	In	Data input, bit 1
3	DI <sub>2</sub>	In	Data input, bit 2
4	DI <sub>3</sub>	In	Data input, bit 3
5	DI <sub>4</sub>	In	Data input, bit 4
6	DI <sub>5</sub>	In	Data input, bit 5
7	DI <sub>6</sub>	In	Data input, bit 6
8	DI <sub>7</sub>	In	Data input, bit 7
9	OE	In	Output enable input
10	V <sub>ss</sub>		Ground
11	STB	In	Strobe input
12	DO <sub>7</sub> /D <sub>O7</sub>	Out	Data output, bit 7
13	DO <sub>6</sub> /D <sub>O6</sub>	Out	Data output, bit 6
14	DO <sub>5</sub> /D <sub>O5</sub>	Out	Data output, bit 5
15	DO <sub>4</sub> /D <sub>O4</sub>	Out	Data output, bit 4
16	DO <sub>3</sub> /D <sub>O3</sub>	Out	Data output, bit 3
17	DO <sub>2</sub> /D <sub>O2</sub>	Out	Data output, bit 2
18	DO <sub>1</sub> /D <sub>O1</sub>	Out	Data output, bit 1
19	DO <sub>0</sub> /D <sub>O0</sub>	Out	Data output, bit 0
20	V <sub>DD</sub>		Power supply

**Pin Functions****DI<sub>7</sub>-DI<sub>0</sub> [Data Input]**

DI<sub>7</sub>-DI<sub>0</sub> are data input lines to the 8-bit data latch. Data on DI lines are latched with the trailing edge of STB (high to low). The data passes through the latch while STB is high.

**DO<sub>7</sub>-DO<sub>0</sub>/D<sub>O7</sub>-D<sub>O0</sub> [Data Output]**

DO<sub>7</sub>-DO<sub>0</sub>/D<sub>O7</sub>-D<sub>O0</sub> are data output lines from the 8-bit data latch. When OE is high, these lines float to the high-impedance state. When OE is low, data from the latch is output, either non-inverted (CXQ71082) or inverted (CXQ71083).

**STB [Strobe]**

STB is the strobe signal for the 8-bit latch. When STB is high, data on the DI lines passes through the 8-bit latch. Data is latched on the trailing edge of STB (high to low). When STB is low, latched data is stable.

**OE [Output Enable]**

OE is the output enable signal for the DO lines. When OE is high, DO lines are high impedance. When OE is low, data from the 8-bit latch is output to DO<sub>7</sub>-DO<sub>0</sub>.

<b>STB</b>	<b>OE</b>	<b>DO7-DO0</b>	<b>8-Bit Data Latch</b>
Low	Low	Latched data from 8-bit data latch	DI line data has been latched with trailing edge of STB (high→low)
	High	High impedance	
High	Low	Data on DI7-DI0	Pass through
	High	High impedance	

**Absolute Maximum Ratings**

(Ta=25°C, Vss=0V)

<b>Parameter</b>	<b>Symbol</b>	<b>Rating Value</b>	<b>Unit</b>
Power supply voltage	VDD	-0.5 to +7.0	V
Input voltage	VI	-1.0 to VDD+1.0	V
Output voltage	VO	-0.5 to VDD+0.5	V
Power dissipation	PDMAX	500	mW
Operating temperature	TOPR	-40 to +85	°C
Storage temperature	TSTG	-65 to +150	°C

**Comment:** Exposing the device to stresses above those listed in the absolute maximum ratings could cause permanent damage. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**DC Characteristics**

(Ta=-40 to +85°C, VDD=5V±10%)

<b>Parameter</b>	<b>Symbol</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>	<b>Test Conditions</b>
Input voltage high	VIH	2.2		V	
Input voltage low	VIL		0.8	V	
Output voltage high	VOH	VDD-0.8		V	IOH=-4 mA
Output voltage low	VOH		0.45	V	IOL=12 mA
Input current	II	-1.0	1.0	μA	VI=VDD, VSS
Leakage current at high impedance	IOFF	-10	10	μA	OE=VDD
Power supply current (static)	IDD		80	μA	VI=VDD, VSS
Power supply current (dynamic)	IDDDYN		20	mA	fIN=1 MHz C=200 pF

**Capacitance**


(Ta=25°C, VDD=+5V)

<b>Parameter</b>	<b>Symbol</b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>	<b>Test Conditions</b>
Input capacitance	CIN		12	pF	fc=1 MHz


**AC Characteristics**

(Ta = -40 to +85°C, Vdd = 5V ± 10%)


Parameter	Symbol	Min.	Max.	Unit	Test Conditions
Input to output delay	tDIO	5	40	ns	Load circuit [a]
STB to output delay	tDSTBO	10	80	ns	Load circuit [a]
Data float time from OE high	tFCTO	5	30	ns	Load circuit [b]
Data output delay from OE low	tDCTO	10	40	ns	Load circuit [b]
Input to STB setup time	tSISTB	0		ns	Load circuit [a]
Input to STB hold time	tHSTBI	25		ns	Load circuit [a]
STB high time	tSTB	20		ns	Load circuit [a]
Signal rise time	tLH		20	ns	0.8V to 2.0V
Signal fall time	tHL		12	ns	2.0V to 0.8V

**Timing Diagram****AC Testing Waveform****Loading Circuits for AC Testing**

[a] VOL, VOH Outputs



[b] Three-State Outputs



Loading Conditions: IOH = 12 mA, IOL = -4 mA, CL = 200 pF

### Functional Description

The CXQ71082 and CXQ71083 are 8-bit data latches strobed by the STB signal with high-drive capability output buffers controlled by the  $\overline{OE}$  signal. Data on the DI lines latched by the trailing edge of STB (high to low). When STB is high, data passes through the latch. When  $\overline{OE}$  is high, DO lines are high impedance. When  $\overline{OE}$  is low, the contents of the latches are output on DO<sub>7</sub>-DO<sub>0</sub>. The DO lines are isolated from  $\overline{OE}$  switching noise.

### Package Outline

Unit: mm

