

### Features

- Pin- and function-compatible with CY7C109B/CY7C1009B
- · High speed
- t<sub>AA</sub> = 10 ns
- · Low active power
  - I<sub>CC</sub> = 80 mA @ 10 ns
- · Low CMOS standby power

— I<sub>SB2</sub> = 3 mA

- 2.0V Data Retention
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  options
- CY7C109D available in Pb-free 32-pin 400-Mil wide Molded SOJ and 32-pin TSOP I packages. CY7C1009D available in Pb-free 32-pin 300-Mil wide Molded SOJ package

# 1-Mbit (128K x 8) Static RAM

### **Functional Description**<sup>[1]</sup>


The CY7C109D/CY7C1009D is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{CE}_1$ ), an active HIGH Chip Enable ( $\overline{CE}_2$ ), an active LOW Output Enable ( $\overline{OE}$ ), and tri-state drivers. The eight input and output pins (IO<sub>0</sub> through IO<sub>7</sub>) are placed in a high-impedance state when:

- Deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW),
- Outputs are disabled (OE HIGH),
- When the write operation is active ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH, and  $\overline{WE}$  LOW)

Write to the device by taking Chip Enable One  $(\overline{CE}_1)$  and Write Enable (WE) inputs LOW and Chip Enable Two (CE<sub>2</sub>) input HIGH. Data on the eight IO pins (IO<sub>0</sub> through IO<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Read from the device by taking Chip Enable One  $(\overline{CE}_1)$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  and Chip Enable Two  $(CE_2)$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.

### Logic Block Diagram




### Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.



### Pin Configurations <sup>[2]</sup>



### **Selection Guide**

	CY7C109D-10 CY7C1009D-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum CMOS Standby Current	3	mA



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V <sub>CC</sub> to Relative GND $^{[3]}$ –0.5V to +6.0V
DC Voltage Applied to Outputs in High-Z State $^{[3]}$ 0.5V to V $_{\rm CC}$ + 0.5V

DC Input Voltage <sup>[3]</sup>	–0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	
Static Discharge Voltage	
Latch-up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>	Speed
Industrial	–40°C to +85°C	$5V\pm0.5V$	10 ns

## Electrical Characteristics (Over the Operating Range)

Parameter	er Description Test Conditions				09D-10 09D-10	Unit
	•			Min	Max	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA		2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage [3]			-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_I \leq V_{CC}$ , Output Disabled		-1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max,	100 MHz		80	mA
		$I_{OUT} = 0 \text{ mA},$ f = f <sub>max</sub> = 1/t <sub>RC</sub>	83 MHz		72	mA
			66 MHz		58	mA
			40 MHz		37	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current—TTL Inputs	$\begin{array}{l} \underline{\text{Max}} \ \text{V}_{\text{CC}}, \\ \overline{\text{CE}}_1 \geq \text{V}_{\text{IH}} \ \text{or} \ \text{CE}_2 \leq \text{V}_{\text{IL}}, \\ \overline{\text{V}}_{\text{IN}} \geq \text{V}_{\text{IH}} \ \text{or} \ \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \ \text{f} = \text{f}_{\text{max}} \end{array}$			10	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs	$\label{eq:max_cc} \begin{array}{l} \underline{\text{Max}} \ \text{V}_{\text{CC}}, \\ \overline{\text{CE}}_1 \geq \text{V}_{\text{CC}} - 0.3\text{V}, \ \text{or} \ \text{CE}_2 \leq 0.3\text{V}, \\ \overline{\text{V}}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \ \text{or} \ \text{V}_{\text{IN}} \leq 0.3\text{V}, \ f \end{array}$	= 0		3	mA




### Capacitance <sup>[4]</sup>


Parameter	Description	Test Conditions	Мах	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	8	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

### Thermal Resistance [4]

Parameter	Description	Test Conditions	300-Mil Wide SOJ	400-Mil Wide SOJ	TSOP I	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.61	56.29	50.72	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)		40.53	38.14	16.21	°C/W

### AC Test Loads and Waveforms <sup>[5]</sup>





Notes

- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).



### Switching Characteristics (Over the Operating Range)<sup>[6]</sup>

Parameter	Description	7C109D-10 7C1009D-10		Unit
		Min	Max	
Read Cycle		·		
t <sub>power</sub> <sup>[7]</sup>	V <sub>CC</sub> (typical) to the first access	100		μs
t <sub>RC</sub>	Read Cycle Time	10		ns
t <sub>AA</sub>	Address to Data Valid		10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW to Data Valid, CE <sub>2</sub> HIGH to Data Valid		10	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[8, 9]</sup>		5	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW to Low Z, CE <sub>2</sub> HIGH to Low Z <sup>[9]</sup>	3		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH to High Z, CE <sub>2</sub> LOW to High Z <sup>[8, 9]</sup>		5	ns
t <sub>PU</sub> <sup>[10]</sup>	CE <sub>1</sub> LOW to Power-Up, CE <sub>2</sub> HIGH to Power-Up	0		ns
t <sub>PD</sub> <sup>[10]</sup>	CE <sub>1</sub> HIGH to Power-Down, CE <sub>2</sub> LOW to Power-Down		10	ns
Write Cycle <sup>[1</sup>	1, 12]			
t <sub>WC</sub>	Write Cycle Time	10		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW to Write End, CE <sub>2</sub> HIGH to Write End	7		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	7		ns
t <sub>SD</sub>	Data Set-Up to Write End	6		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[9]</sup>	3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[8, 9]</sup>		5	ns

### Notes


- 6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 7. tPOWER gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed
- 8. t<sub>HZCE</sub> and t<sub>HZVE</sub> are specified with a load capacitance of 5 pF as in part (c) of "AC Test Loads and Waveforms <sup>[5]</sup>" on page 4. Transition is measured when the outputs enter a high impedance state
- 9. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- 10. This parameter is guaranteed by design and is not tested.
- The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW. CE<sub>1</sub> and WE must be LOW and CE<sub>2</sub> HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
  The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



### Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>		$V_{CC} = V_{DR} = 2.0V,$	2.0		V
I <sub>CCDR</sub>	Data Retention Current	$ \overline{CE}_1 \ge V_{CC} - 0.3V \text{ or } CE_2 \le 0.3V, \\ V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V $		3	mA
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time		0		ns
t <sub>R</sub> <sup>[13]</sup>	Operation Recovery Time		t <sub>RC</sub>		ns


### **Data Retention Waveform**



### Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled) [14, 15]





### Read Cycle No. 2 (OE Controlled) [15, 16]

Notes 13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 50 \ \mu s$  or stable at  $V_{CC(min)} \ge 50 \ \mu s$ . 14. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .

15. WE is HIGH for read cycle.

16. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.


I<sub>CC</sub>

 $I_{SB}$ 




### Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{CE}_1$  or  $CE_2$  Controlled) <sup>[17, 18]</sup>



Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  HIGH During Write) [17, 18]




**Notes** 17. Data IO is high impedance if  $\overline{OE} = V_{H}$ . 18. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.



### Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [12, 18]



### **Truth Table**

CE1	CE <sub>2</sub>	OE	WE	10 <sub>0</sub> –10 <sub>7</sub>	Mode	Power
Н	Х	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
L	н	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C109D-10VXI	51-85033	32-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C109D-10ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY7C1009D-10VXI	51-85041	32-pin (300-Mil) Molded SOJ (Pb-free)	

Please contact your local Cypress sales representative for availability of these parts.



### Package Diagrams






Figure 1. 32-pin (300-Mil) Molded SOJ, 51-85041








### Package Diagrams (continued)





All product and company names mentioned in this document may be the trademarks of their respective holders.

### Document #: 38-05468 Rev. \*E

© Cypress Semiconductor Corporation, 2006-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application and the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



## **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233722	See ECN	RKF	DC parameters are modified as per EROS (Spec # 01-2165) Pb-free offering in Ordering Information
*В	262950	See ECN	RKF	Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics Table Shaded Ordering Information
*C	See ECN	See ECN	RKF	Reduced Speed bins to -10 and -12 ns
*D	560995	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added $I_{CC}$ values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from $V_{CC}$ +2V to $V_{CC}$ +1V in footnote #3
*E	802877	See ECN	VKN	Changed $\rm I_{CC}$ spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz