

LC²MOS Precision Quad SPST Switches

ADG431/ADG432/ADG433

FEATURES

44 V Supply Maximum Ratings \pm 15 V Analog Signal Range Low On Resistance (<24 Ω) Ultralow Power Dissipation (3.9 μ W) Low Leakage (<0.25 nA) Fast Switching Times t_{ON} <165 ns t_{OFF} <130 ns Break-Before-Make Switching Action TTL/CMOS Compatible Plug-in Replacement for DG411/DG412/DG413

APPLICATIONS
Audio and Video Switching
Automatic Test Equipment
Precision Data Acquisition
Battery Powered Systems
Sample Hold Systems
Communication Systems

GENERAL DESCRIPTION

The ADG431, ADG432 and ADG433 are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced LC²MOS process which provides low power dissipation yet gives high switching speed and low on resistance.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed coupled with high signal bandwidth also make the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.


The ADG431, ADG432 and ADG433 contain four independent SPST switches. The ADG431 and ADG432 differ only in that the digital control logic is inverted. The ADG431 switches are turned on with a logic low on the appropriate control input, while a logic high is required for the ADG432. The ADG433 has two switches with digital control logic similar to that of the ADG431 while the logic is inverted on the other two switches.

Each switch conducts equally well in both directions when ON and has an input signal range which extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break before make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

1. Extended Signal Range

The ADG431, ADG432 and ADG433 are fabricated on an enhanced LC²MOS process giving an increased signal range which extends fully to the supply rails.

- 2. Ultralow Power Dissipation
- 3. Low Ron
- 4. Break-Before-Make Switching
 This prevents channel shorting when the switches are configured as a multiplexer.
- 5. Single Supply Operation For applications where the analog signal is unipolar, the ADG431, ADG432 and ADG433 can be operated from a single rail power supply. The parts are fully specified with a single +12 V power supply and will remain functional with single supplies as low as +5 V.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 1998

ADG431/ADG432/ADG433-SPECIFICATIONS1

 $\textbf{Dual Supply} \ \, (\textbf{V}_{DD} = +15 \, \textbf{V} \, \pm \, 10\%, \, \textbf{V}_{SS} = -15 \, \textbf{V} \, \pm \, 10\%, \, \textbf{V}_{L} = +5 \, \textbf{V} \, \pm \, 10\%, \, \textbf{GND} = 0 \, \textbf{V}, \, \textbf{unless otherwise noted})$

	В	Versions –40°C to	TV	versions -55°C to		
Parameter	+25°C	+85°C	+25°C	-33 ℃ to +125°C	Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		$ m V_{DD}$ to $ m V_{SS}$		V_{DD} to V_{SS}	V	
R_{ON}	17		17		Ω typ	$V_D = \pm 8.5 \text{ V}, I_S = -10 \text{ mA};$
	24	26	24	27	Ω max	$V_{\rm DD} = +13.5 \text{ V}, V_{\rm SS} = -13.5 \text{ V}$
R_{ON} vs. V_D (V_S)	15		15		% typ	
R _{ON} Drift R _{ON} Match	0.5		0.5 5		%/°C typ % typ	$V_{\rm D} = 0 \text{ V}, I_{\rm S} = -10 \text{ mA}$
	J				70 typ	
LEAKAGE CURRENTS Source OFF Leakage I _S (OFF)	±0.05		±0.05		nA typ	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ $V_{D} = \pm 15.5 \text{ V}, V_{S} = \mp 15.5 \text{ V};$
Source Off Trakage is (Off)	± 0.05	±2	± 0.05	±15	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.05	± 2	±0.05	±13	nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$
	±0.25	±2	±0.25	±15	nA max	Test Circuit 2
Channel ON Leakage ID, IS (ON)	±0.1		±0.1		nA typ	$V_D = V_S = \pm 15.5 \text{ V};$
	±0.35	±3	±0.35	± 17	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current			0.005			
$I_{ m INL}$ or $I_{ m INH}$	0.005	10.00	0.005	10.00	μA typ	$V_{\rm IN} = V_{\rm INL}$ or $V_{\rm INH}$
C _{IN} Digital Input Capacitance	9	± 0.02	9	± 0.02	μA max pF typ	
DYNAMIC CHARACTERISTICS ²					P- 5P	$V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}$
t _{on}	90		90		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
CON		165		175	ns max	$V_S = \pm 10 \text{ V}$; Test Circuit 4
t_{OFF}	60		60		ns typ	$R_{\rm L} = 300 \ \Omega, C_{\rm L} = 35 \ \rm pF;$
		130		145	ns max	$V_S = \pm 10 \text{ V}$; Test Circuit 4
Break-Before-Make Time Delay, t _D	25		25		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
(ADG433 Only)						$V_{S1} = V_{S2} = +10 \text{ V};$
	_		_			Test Circuit 5
Charge Injection	5		5		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$
OFF Isolation	68		68		dB typ	Test Circuit 6 $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
OTT Isolation	00		00		ub typ	Test Circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
						Test Circuit 8
C_8 (OFF)	9		9		pF typ	f = 1 MHz
C_{D} (OFF)	9		9		pF typ	f = 1 MHz
$C_D, C_S (ON)$	35		35		pF typ	f = 1 MHz
POWER REQUIREMENTS						$V_{\rm DD} = +16.5 \text{ V}, V_{\rm SS} = -16.5 \text{ V}$
T	0.0001		0.0001			Digital Inputs = 0 V or 5 V
$ m I_{DD}$	0.0001	0.2	0.0001	0.2	μA typ	
${ m I}_{ m SS}$	0.0001	0.4	0.0001	0.4	μA max μA typ	
* 35	0.0001	0.2	0.0001	0.2	μΑ typ μΑ max	
$ m I_L$	0.0001		0.0001		μA typ	
	0.1	0.2	0.1	0.2	μA max	
Power Dissipation		7.7		7.7	μW max	

NOTES

¹Temperature ranges are as follows: B Versions: -40°C to +85°C; T Versions: -55°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Single Supply ($V_{DD}=+12~V\pm~10\%,~V_{SS}=0~V,~V_L=+5~V\pm~10\%,~GND=0~V,~unless~otherwise~noted)$

	В	Versions –40°C to	TV	ersions		
Parameter	+25°C	+85°C	+25°C	+125°C	Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		$0~\mathrm{V}$ to V_{DD}		$0~\mathrm{V}$ to V_{DD}	V	
R_{ON}	28		28		Ω typ	$0 < V_D < 8.5 \text{ V}, I_S = -10 \text{ mA};$
	42	45	42	45	Ω max	$V_{\rm DD} = +10.8 \text{ V}$
R_{ON} vs. V_{D} (V_{S})	20		20		% typ	
R _{ON} Drift	0.5		0.5		%/°C typ	
R _{ON} Match	5		5		% typ	$V_{\rm D} = 0 \text{ V}, I_{\rm S} = -10 \text{ mA}$
LEAKAGE CURRENTS						$V_{DD} = +13.2 \text{ V}$
Source OFF Leakage I _S (OFF)	± 0.04		±0.04		nA typ	$V_D = 12.2/1 \text{ V}, V_S = 1/12.2 \text{ V};$
8 3 ()	±0.25	±2	±0.25	±15	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	± 0.04	- -	± 0.04	_13	nA typ	$V_D = 12.2/1 \text{ V}, V_S = 1/12.2 \text{ V};$
Diam of Libenings In (of L)	± 0.25	±2	± 0.25	±15	nA max	Test Circuit 2
Channel ON Leakage ID, Is (ON)	± 0.01		± 0.01		nA typ	$V_D = V_S = +12.2 \text{ V/+1 V};$
Chainer of the hearing in (O14)	± 0.3	±3	± 0.3	± 17	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current		0.0		0.0	VIIIAX	
I _{INL} or I _{INH}	0.005		0.005		μA typ	$V_{\rm IN} = V_{\rm INI.}$ or $V_{\rm INH}$
I _{INL} of I _{INH}	0.005	±0.01	0.005	±0.01	1	V _{IN} - V _{INL} OI V _{INH}
C _{IN} Digital Input Capacitance	9	±0.01	9	±0.01	μA max pF typ	
DYNAMIC CHARACTERISTICS ²			,		Prop	V - 110 V V - 0 V
	165		165			$V_{DD} = +12 \text{ V}, V_{SS} = 0 \text{ V}$
t_{ON}	165	240	165	240	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_S = +8 V$; Test Circuit 4
_	60	240	60	240	ns max	$R_L = 300 \Omega$, $C_L = 35 pF$;
t_{OFF}	60	115	60	115	ns typ	
Donala Bafana Mala Tima Dalam A	25	115	25	115	ns max	$V_S = +8 \text{ V}$; Test Circuit 4
Break-Before-Make Time Delay, t _D	23		25		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
(ADG433 Only)						$V_{S1} = V_{S2} = +10 \text{ V};$ Test Circuit 5
Change Injection	25		25		- C +	
Charge Injection	25		25		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$ Test Circuit 6
OFF Isolation	68		68		dB trm	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$
OTT Isolation	00		00		dB typ	Test Circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$
Gharmer to Gharmer Grosstaik	03		0.5		db typ	Test Circuit 8
C _S (OFF)	9		9		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	9		9		pF typ	f = 1 MHz
C_D , C_S (ON)	35		35		pF typ	f = 1 MHz
	33				Pr GP	
POWER REQUIREMENTS						V_{DD} = +13.2 V Digital Inputs = 0 V or 5 V
T	0.0001		0.0001		μA typ	Digital inputs – 0 v or 5 v
$ m I_{DD}$	0.0001	0.1	0.0001	0.1	μΑ typ μΑ max	
T	0.0001	0.1	0.0001	0.1	1 '	
$ m I_L$	0.0001	0.1	0.0001	0.1	μA typ	$V_{L} = +5.25 \text{ V}$
Power Dissipation	0.03	0.1	0.03	0.1	μA max μW max	ν _L – το.2ο ν
Tower Dissipation		1.9		1.9	μw max	

NOTES

Truth Table (ADG431/ADG432)

ADG431 In	ADG432 In	Switch Condition
0	1	ON
1	0	OFF

Truth Table (ADG433)

Logic	Switch 1, 4	Switch 2, 3
0	OFF	ON
1	ON	OFF

REV. B –3–

¹Temperature ranges are as follows: B Versions: –40 °C to +85 °C; T Versions: –55 °C to +125 °C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG431/ADG432/ADG433

ABSOLUTE MAXIMUM RATINGS

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V_{DD} to V_{SS} \hdots +44 V
V_{DD} to GND $\ \ldots \ -0.3 \ V$ to +25 V
V_{SS} to GND
V_L to GND $\ \ldots \ -0.3 \ V$ to V_{DD} + 0.3 V
Analog, Digital Inputs ² V_{SS} – 2 V to V_{DD} + 2 V or
30 mA, Whichever Occurs First
Continuous Current, S or D
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max)
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Extended (T Version)55°C to +125°C
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
Cerdip Package, Power Dissipation 900 mW

θ_{IA} , Thermal Impedance	C/W
Lead Temperature, Soldering (10 sec) +3	00°C
Plastic Package, Power Dissipation	mW
$\theta_{\rm JA}$, Thermal Impedance	C/W
Lead Temperature, Soldering (10 sec) +2	
SOIC Package, Power Dissipation) mW
$\theta_{\rm JA}$, Thermal Impedance	C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)+2	15°C
Infrared (15 sec) +2	20°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


 2 Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG431/ADG432/ADG433 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION (DIP/SOIC)



ORDERING GUIDE

Model ¹	Temperature Range	Package Options ²
ADG431BN	−40°C to +85°C	N-16
ADG431BR	−40°C to +85°C	R-16A
ADG431TQ	−55°C to +125°C	Q-16
ADG431ABR	−40°C to +85°C	R-16A ³
ADG432BN	−40°C to +85°C	N-16
ADG432BR	−40°C to +85°C	R-16A
ADG432TQ	−55°C to +125°C	Q-16
ADG432ABR	−40°C to +85°C	R-16A ³
ADG433BN	−40°C to +85°C	N-16
ADG433BR	−40°C to +85°C	R-16A
ADG433ABR	−40°C to +85°C	R-16A ³

NOTES

 $^1\!\mathrm{To}$ order MIL-STD-883, Class B processed parts, add /883B to T grade part numbers.

²N = Plastic DIP; R = 0.15" Small Outline IC (SOIC); Q = Cerdip.

TERMINOLOGY

$\overline{ m V_{DD}}$	Most positive power supply potential.	C _S (OFF)	"OFF" switch source capacitance.
V_{SS}	Most negative power supply potential in dual	C_D (OFF)	"OFF" switch drain capacitance.
	supplies. In single supply applications, it may be	$C_D, C_S (ON)$	"ON" switch capacitance.
	connected to GND.	C_{IN}	Input Capacitance to ground of a digital input.
$ m V_{ m L}$	Logic power supply (+5 V).	t_{ON}	Delay between applying the digital control input
GND	Ground (0 V) reference.		and the output switching on.
S	Source terminal. May be an input or output.	$t_{ m OFF}$	Delay between applying the digital control input
D	Drain terminal. May be an input or output.		and the output switching off.
IN	Logic control input.	t_{D}	"OFF" time or "ON" time measured between the
R_{ON}	Ohmic resistance between D and S.		90% points of both switches, when switching
R_{ON} vs. V_{D} (V_{S})	The variation in R _{ON} due to a change in the ana-		from one address state to another.
	log input voltage with a constant load current.	Crosstalk	A measure of unwanted signal which is coupled
R _{ON} Drift	Change in R _{ON} vs. temperature.		through from one channel to another as a result
Ron Match	Difference between the R _{ON} of any two switches.		of parasitic capacitance.
I_{S} (OFF)	Source leakage current with the switch "OFF."	Off Isolation	A measure of unwanted signal coupling through an
I_D (OFF)	Drain leakage current with the switch "OFF."		"OFF" switch.
$I_D, I_S (ON)$	Channel leakage current with the switch "ON."	Charge	A measure of the glitch impulse transferred from the
$V_{\rm D}(V_{\rm S})$	Analog voltage on terminals D, S.	Injection	digital input to the analog output during switching.

-4- REV. B

³Trench isolated, latch-up proof parts. See Trench Isolation section.

Typical Performance Graphs




Figure 1. On Resistance as a Function of V_D (V_S) Dual Supplies




Figure 2. On Resistance as a Function of V_D (V_S) for Different Temperatures




Figure 3. Leakage Currents as a Function of Temperature




Figure 4. On Resistance as a Function of V_D (V_S) Single Supply




Figure 5. Supply Current vs. Input Switching Frequency




Figure 6. Leakage Currents as a Function of $V_D(V_S)$

REV. B –5–

ADG431/ADG432/ADG433




Figure 7. Off Isolation vs. Frequency




Figure 8. Crosstalk vs. Frequency

TRENCH ISOLATION

In the ADG431A, ADG432A and ADG433A, an insulating oxide layer (trench) is placed between the NMOS and PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, the result being a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors from a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode becomes forward biased. A silicon-controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current which, in turn, leads to latch up. With trench isolation, this diode is removed, the result being a latch-up proof switch.




Figure 9. Trench Isolation

APPLICATION

Figure 10 illustrates a precise, fast sample-and-hold circuit. An AD845 is used as the input buffer while the output operational amplifier is an AD711. During the track mode, SW1 is closed and the output $V_{\rm OUT}$ follows the input signal $V_{\rm IN}$. In the hold mode, SW1 is opened and the signal is held by the hold capacitor $C_{\rm H}$.

Due to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG431/ADG432/ADG433 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 30 μ V/ μ s.

A second switch SW2, which operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp AD711 which will minimize charge injection effects. Pedestal error is also reduced by the compensation network $R_{\rm C}$ and $C_{\rm C}$. This compensation network also reduces the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the ± 10 V input range. Both the acquisition and settling times are 850 ns.





Figure 10. Fast, Accurate Sample-and-Hold


-6- REV. B

Test Circuits




Test Circuit 1. On Resistance







Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage



Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay




Test Circuit 6. Charge Injection

REV. B -7-

ADG431/ADG432/ADG433




Test Circuit 7. Off Isolation




Test Circuit 8. Channel-to-Channel Crosstalk

OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).





16-Lead SOIC

16-Lead Plastic DIP (Narrow) (N-16)



-8- REV. B