

2N4203

Silicon Controlled Rectifier Reverse Blocking Triode Thyristor

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (1) ($T_J = 105^\circ\text{C}$)	V_{RRM}	50	Volts
*Peak Forward Blocking Voltage (1) ($T_C = 105^\circ\text{C}$)		700	
Repetitive Peak On-State Current ($PW = 3 \mu\text{s}$, Duty Cycle = 0.6%, $T_C = 85^\circ\text{C}$)	I_{TRM}	100	Amps
Continuous On-State Current ($T_C = 85^\circ\text{C}$)	I_T	5	Amps
Current Application Rate (2)	di/dt	5000	A/ μs
Peak Forward Gate Power	P_{GFM}	20	Watts
Average Forward Gate Power	$P_{GF(AV)}$	1	Watt
Peak Forward Gate Current	I_{GFM}	5	Amps
Peak Gate Voltage — Forward	V_{GFM}	10	Volts
Reverse (3)	V_{GRM}	10	
Operating Junction Temperature Range	T_J		$^\circ\text{C}$
Blocking State		-65 to +105	
Conducting State		-65 to +200	
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$
Stud Torque	—	15	in. lb.


*JEDEC Registered Data.

(1) Characterized for unilateral applications where reverse blocking capability is not important. Higher voltage units available upon request. V_{DRM} and V_{RRM} may be applied as a continuous dc voltage for zero or negative gate voltage but positive gate voltage must not be applied concurrently with a negative potential on the anode. When checking blocking capability, do not permit the applied voltage to exceed the rated voltage.

(2) Minimum Gate Trigger Pulse: $i_G = 200 \text{ mA}$, $PW = 1 \mu\text{s}$, $t_r = 20 \text{ ns}$.

(3) Do not reverse bias gate during forward conduction if anode current exceeds 10 amperes.


Designers Data for "Worst Case" Conditions — The Designers Data Sheets permit the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



NOTE:
1. ALL RULES & NOTES ASSOCIATED WITH REFERENCED TO-64 OUTLINE SHALL APPLY.

STYLE 1:
PIN 1 - CATHODE
2 - GATE
STUD - ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	7.62	10.16	0.300	0.400
E	1.52	4.45	0.060	0.175
F	2.03	3.45	0.080	0.136
G	0.33	—	0.013	—
H	—	1.98	—	0.078
J	10.16	11.51	0.400	0.453
K	17.78	21.72	0.700	0.855
M	—	10.77	—	0.424
P	4.14	4.80	0.163	0.189
Q	1.02	1.91	0.040	0.075
R	10.16	—	0.400	—
S	4.212	4.310	0.1658	0.1697
T	1.52	—	0.060	—



NJ Semi-Conductors reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
*Peak Forward or Reverse Blocking Current (Rated V_{DRM} or V_{RRM} , gate open) $T_J = 25^\circ\text{C}$ $T_J = 105^\circ\text{C}$	17	I_{DRM}, I_{RRM}	— —	10 2	μA mA
Gate Trigger Current (Continuous dc) (Anode Voltage = 7 Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$) *(Anode Voltage = 7 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$)	14	I_{GT}	— —	50 100	mA
Gate Trigger Voltage (Continuous dc) *(Anode Voltage = rated V_{DRM} , $R_L = 100$ ohms, $T_C = 105^\circ\text{C}$) (Anode Voltage = 7 Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$) *(Anode Voltage = 7 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$)	12	V_{GT}	0.2 — —	— 1.5 2	Volts
*Holding Current (Anode Voltage = 7 Vdc, gate open, $T_C = 105^\circ\text{C}$)	18	I_H	3	—	mA
*Forward "On" Voltage ($I_{TM} = 5$ Adc, PW = 1 ms max, Duty cycle $\leq 1\%$)	8	V_{TM}	2.6	—	Volts
*Dynamic Forward "On" Voltage (0.5 μs after 50% decay point on dynamic forward voltage waveform) Forward Current: 30 A pulse Gate Pulse: at 200 mA, PW = 1 μs , $t_r = 20$ ns	7	V_{TM}	—	25	Volts
*Turn-On Time (2) $I_{TM} = 30$ A Delay Time Rise Time					
		All types			
	1, 9	t_d	—	200	ns
	1, 11	t_r	—	100	
*Pulse Turn-Off Time Test Conditions: PFN discharge; Forward Current = 30 A pulse; Reverse Current = 5 A, $T_C = 85^\circ\text{C}$, $dv/dt = 250$ V/ μs to Rated V_{DRM} ; Reverse anode voltage during turn-off interval = 0 V; Reverse gate bias during turn-off interval = 5 V	2, 13	t_q	—	20	μs
*Forward Voltage Application Rate (Linear Rise to Voltage) ($T_C = 105^\circ\text{C}$, gate open, $V_D = \text{Rated } V_{DRM}$)	16	dv/dt	250	—	V/ μs

* V_{DRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. When checking forward or reverse blocking capability, these devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage. Other voltage units available upon request.