# N-Channel Power MOSFET 500 V, 0.69 $\Omega$

#### Features

- Low ON Resistance
- Low Gate Charge
- 100% Avalanche Tested
- These Devices are Pb-Free and are RoHS Compliant

Rating	Symbol	NDF08N50Z	NDP08N50Z	Unit	
Drain-to-Source Voltage	V <sub>DSS</sub>	50	00	V	
Continuous Drain Current $R_{\theta JC}$	۱ <sub>D</sub>	7.5 (Note 1)	7.5	A	
Continuous Drain Current $R_{\theta JC} T_A = 100^{\circ}C$	۱ <sub>D</sub>	4.7 (Note 1)	4.7	A	
Pulsed Drain Current, V <sub>GS</sub> @ 10 V	I <sub>DM</sub>	30 (Note 1)	30	A	
Power Dissipation	PD	31	125	W	
Gate-to-Source Voltage	V <sub>GS</sub>	3	0	V	
Single Pulse Avalanche Energy, I <sub>D</sub> = 7.5 A	E <sub>AS</sub>	190		mJ	
ESD (HBM) (JESD 22–A114)	V <sub>esd</sub>	3500		V	
RMS Isolation Voltage (t = 0.3 sec., R.H. $\leq$ 30%, T <sub>A</sub> = 25°C) (Figure 14)	V <sub>ISO</sub>	4500		V	
Peak Diode Recovery	dv/dt	4	.5	V/ns	
Continuous Source Current (Body Diode)	I <sub>S</sub>	7	.5	A	
Maximum Temperature for Soldering Leads	ΤL	26	60	°C	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 t	o 150	°C	

ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Limited by maximum junction temperature


2.  $I_{SD} = 7.5$  Å, di/dt  $\leq 100$  Å/µs,  $V_{DD} \leq BV_{DSS}$ ,  $T_J = +150^{\circ}C$ 



# **ON Semiconductor®**

http://onsemi.com

V <sub>DSS</sub>	R <sub>DS(ON)</sub> (TYP) @ 3.6 A
500 V	0.69 Ω



#### **ORDERING INFORMATION**

Device	Package	Shipping
NDF08N50ZG	TO-220FP	50 Units/Rail
NDP08N50ZG	TO-220AB	In Development

#### THERMAL RESISTANCE

Parameter	Symbol	NDF08N50Z	NDP08N50Z	Unit
Junction-to-Case (Drain)	$R_{ ext{ heta}JC}$	4.0	1.0	°C/W
Junction-to-Ambient Steady State (Note 3)	$R_{\thetaJA}$	50	50	

3. Insertion mounted


# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Test Conditions		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						•	
Drain-to-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA		BV <sub>DSS</sub>	500			V
Breakdown Voltage Temperature Coefficient	Reference to 25°C, $I_D = 1 \text{ mA}$		$\Delta BV_{DSS}/ \Delta T_J$		0.6		V/°C
Drain-to-Source Leakage Current	V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V	25°C	I <sub>DSS</sub>			1	μA
		150°C				50	
Gate-to-Source Forward Leakage	$V_{GS}$ = ±20 V		I <sub>GSS</sub>			±10	μΑ
N CHARACTERISTICS (Note 4)							-
Static Drain-to-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.6 A	A	R <sub>DS(on)</sub>		0.69	0.85	Ω
Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \ \mu$	A	V <sub>GS(th)</sub>	3.0		4.5	V
Forward Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 3.75 .	A	9FS		6.0		S
YNAMIC CHARACTERISTICS							
Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		C <sub>iss</sub>		912		pF
Output Capacitance			C <sub>oss</sub>		120		1
Reverse Transfer Capacitance			C <sub>rss</sub>		27		
Total Gate Charge			Qg		31		nC
Gate-to-Source Charge	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 7.5 /	۹,	Q <sub>gs</sub>		6.2		1
Gate-to-Drain ("Miller") Charge	$V_{GS} = 10 V$		Q <sub>gd</sub>		17		
Plateau Voltage			V <sub>GP</sub>		6.3		V
Gate Resistance			Rg		3.0		Ω
ESISTIVE SWITCHING CHARACTER	ISTICS						-
Turn-On Delay Time			t <sub>d(on)</sub>		13		ns
Rise Time	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 7.5 /	۹,	t <sub>r</sub>		23		1
Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \text{ R}_{G} = 5 \Omega$	2	t <sub>d(off)</sub>		31		1
Fall Time			t <sub>f</sub>		29		1
Fall Time SOURCE-DRAIN DIODE CHARACTER	ISTICS (T <sub>C</sub> = 25°C unless oth	erwise not			29		
Diode Forward Voltage	I <sub>S</sub> = 7.5 A, V <sub>GS</sub> = 0 V		V <sub>SD</sub>			1.6	V


Diode Forward Voltage	$I_{S} = 7.5 \text{ A}, V_{GS} = 0 \text{ V}$	$V_{SD}$		1.6	V
Reverse Recovery Time	$V_{GS} = 0 V, V_{DD} = 30 V$	t <sub>rr</sub>	295		ns
Reverse Recovery Charge	I <sub>S</sub> = 7.5 A, di/dt = 100 A/μs	Q <sub>rr</sub>	1.85		μC

4. Pulse Width  $\leq$  380  $\mu s,$  Duty Cycle  $\leq$  2%.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Impedance (Junction-to-Case) for NDF08N50Z



#### Figure 14. Isolation Test Diagram

Measurement made between leads and heatsink with all leads shorted together.

\*For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

**TO-220 FULLPAK** CASE 221D-03 **ISSUE K** 

> TO-220 CASE 221A-09

> > **ISSUE AF**

С

S

-T- SEATING

# -T- SEATING



NOTES

2

221D-01 THRU 221D-02 OBSOLETE, NEW STANDARD 221D-03.

	PLANE
<u>→</u> -B- ←	→ C ←
	<b>↓</b> →
	υΠ
Ĥ MMM	T
······································	
¥ ¥  ¥	
<b>⊳</b>	_ <b>→ →</b> .I
	→
∦+≯ I≪── L	
→ 🗲 D 3 PL	
⊕ 0.25 (0.010) ₪	B (M) Y
ф <u>1</u> = с (нт н ) е	

F

Δ

κ

т

U

Q

Н

R

2

Δ

κ

Q

7

INCHES MILLIMETERS DIM MIN MAX MIN MAX 
 A
 0.617
 0.635
 15.67

 B
 0.392
 0.419
 9.96
 16.12 9.96 10.63 С 0.177 0.193 4.50 4.90 D 0.024 0.039 0.60 1.00 F 0.116 0.129 2.95 3.28 0.100 BSC G 2.54 BSC 
 H
 0.118
 0.135

 J
 0.018
 0.025
 3.00 3.43 0.45 0.63 K 0.503 0.541 12.78 13.73 L 0.048 0.058 1.23 1.47 Ν 0.200 BSC 5.08 BSC Q 0.122 0.138 R 0.099 0.117 3.50 3.10 2.51 2.96 S 0.092 0.113 2.34 2.87 U 0.239 0.271 6.06 6.88 STYLE 1:

PIN 1. GATE DRAIN 2.

3. SOURCE

NOTES

2

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

3. BODY AND LEAD IRREGULARITIES ARE ALLOWED

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.035	0.64	0.88	
F	0.142	0.161	3.61	4.09	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.155	2.80	3.93	
J	0.014	0.025	0.36	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
Ν	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.39	
Т	0.235	0.255	5.97	6.47	
U	0.000	0.050	0.00	1.27	
۷	0.045		1.15		
Ζ		0.080		2.04	
STYLE 5: PIN 1. GATE					
2. DRAIN 3. SOURCE					

4 DRAIN

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or the rights of others. SCILC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. Buyer purchase or use SCILLC products for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# CONTROLLING DIMENSION: INCH. DIMENSION Z DEFINES A ZONE WHERE ALL