


Pin Configurations

Pin Descriptions

| Pin | Name | Function |
|-----|-------|--|
| 1 | VSINE | Line voltage sense input required for PFC. |
| 2 | NC | No connect. Must leave floating in the application. |
| 3 | FSET | Connect a resistor from this pin to GND to set the operating frequency |
| 4 | GND | Ground. Common to all internal circuitry. |
| 5 | FB | Auxiliary winding voltage sensing pin for OVP. |
| 6 | CS | Primary winding peak current detection input. |
| 7 | GATE | Power NMOS gate driving output |
| 8 | VCC | Internal circuit power supply input. |

Ordering Information

| Order Part No. | Package | QTY/Reel |
|---------------------|------------------|----------|
| IS31LT3929-GRLS2-TR | SOP-8, Lead-free | 2500 |

Absolute Maximum Ratings

| Parameter | Value |
|---------------------------------------|-----------------|
| VCC to GND | -0.3V to 30V |
| VSINE, NC, FSET, CS, FB | -0.3V to 5.5V |
| VCC Max. Input Current(<i>note</i>) | 10mA |
| Junction Temperature Range | -40°C to +150°C |
| Storage Temperature Range | -65°C to +150°C |
| ESD Human Model | 4000V |

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

(Unless otherwise specified, VCC=16V, FB=0V, VSINE=2.5V, RSET=300KΩ, and T_{amb}=25°C)

| Symbol | Parameter | Conditions | spec | | | Unit |
|--------|--|---------------|------|------|------|------|
| | | | Min | Typ | Max | |
| Vth_s | VCC start voltage threshold | VCC rising | 14.5 | 16 | 17.5 | V |
| Vth_d | VCC undervoltage threshold | VCC falling | 7 | 8 | 9 | V |
| Vgate | GATE output voltage clamp value | | 16 | 17.5 | 19 | V |
| Icc | Quiescent Supply Current | Not switching | | 600 | | uA |
| Ist | Startup current | VCC < Vth_s | | 60 | | uA |
| Vcs | Primary peak current control threshold | | | 0.5 | | V |
| Tblank | Blanking time | | | 500 | | ns |
| Tr | Rise time | CL = 1nF | | 100 | | ns |
| Tf | Fall time | CL = 1nF | | 50 | | ns |
| Vovp_H | OVP rising threshold | | | 1.25 | | V |
| Vovp_L | OVP falling threshold | | | 1.0 | | V |
| f | Operating frequency | RSET = 300k | | 50 | | kHz |
| Dmax | Maximum duty cycle | | | 50 | | % |
| Tre1 | Short circuit protection delay | F = 50k | | 80 | | ms |
| Tre2 | CS over current protection delay | F = 50k | | 80 | | ms |




IS31LT3929

Preliminary

Typical Performance Characteristics

TBD

Block Diagram



Application Information

Startup voltage

When the VCC pin of the IS31LT3929 reaches 16.5V, the IC is allowed to start. After power is applied to the circuit, R3 provides a trickle current to allow C4 to begin charging. The IC starts working when the voltage of C4 reaches the start threshold for the IC. The value of R3 & C4 can be determined by the input voltage. Larger values of R3 increase the startup time, but reduce the losses after the circuit is running. A low ESR capacitor of 10uF, 50V is recommended for C4.

VSINE detection network

The input pin, VSINE is used to detect the input voltage which controls the peak current in the inductor. This allows the IS31LT3929 to actively correct the power factor during operation. The maximum input voltage of the VSINE pin is 2.5V. This resistor network should be computed such that the peak input voltage condition corresponds to ~2.4VDC. Thus, for 265VAC, the peak voltage is 374.7V. At 374.7V input, the output of the network should be 2.4V, thus values of R1=1.56M and R2 = 10k are appropriate. High tolerance resistors of 1% should be used. A small, 1nF capacitor, C2, is used to filter high frequency noise.

Working Frequency

The working frequency is set by connecting a resistor between the FSET pin and ground. The relationship between the frequency and resistance is:

$$f = \frac{15 \times 10^9}{R_{EXT}}$$

Output open circuit protection

Open circuit protection is realized by connecting a resistor network to the FB pin. By sensing the voltage of the auxiliary winding, which is proportional to the output voltage, the IS31LT3929 detects when there is an open circuit condition on the secondary and stop the switching action. The threshold voltage for the FB pin is 1.25V.

Output short circuit protection

If the output of the circuit is suddenly shorted, the voltage of the secondary winding is quickly reduced. This in-turn reduces the reflected voltage in the auxiliary winding, so VCC of the device drops rapidly. If the VCC voltage drops below the UVLO, the device will stop switching, thus indirectly achieving output short circuit protection.

UVLO protection

The device will not operate if the VCC voltage is below the under-voltage lockout threshold.

CS pin short circuit protection


If the CS pin is shorted to ground, the device can no longer detect the peak current of the inductor, and thus will quickly cause damage to the power MOS, inductor, or other circuit components. The maximum duty cycle of the gate is limited to 50% internally to prevent a shorted CS pin from going into current runaway.

PCB design considerations

- (1) Components such as R2, R4, R6, R7, etc. which are connected to the IC should be mounted as close to the IC as possible.
- (2) Bypass capacitors should always be mounted as close to the IC as possible.
- (3) Switching signal traces should be kept as short as possible and not be routed parallel to one another so as to prevent coupling.

Classification Reflow Profiles

| Profile Feature | Pb-Free Assembly |
|---|----------------------------------|
| Preheat & Soak Temperature min (T _{smin}) Temperature max (T _{smax}) Time (T _{smin} to T _{smax}) (t _s) | 150°C 200°C 60-120 seconds |
| Average ramp-up rate (T _{smax} to T _p) | 3°C/second max. |
| Liquidous temperature (T _L) Time at liquidous (t _L) | 217°C 60-150 seconds |
| Peak package body temperature (T _p)* | Max 260°C |
| Time (t _p)** within 5°C of the specified classification temperature (T _c) | Max 30 seconds |
| Average ramp-down rate (T _p to T _{smax}) | 6°C/second max. |
| Time 25°C to peak temperature | 8 minutes max. |



Package Outline Drawing
#D08

