




CEP50N10/CEB50N10

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 100V, 50A, $R_{DS(ON)} = 30m\Omega$ @ $V_{GS} = 10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- Lead free product is acquired.
- TO-220 & TO-263 package.



ABSOLUTE MAXIMUM RATINGS

 $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 25	V
Drain Current-Continuous	I_D	50	A
Drain Current-Pulsed ^a	I_{DM}	200	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	P_D	136 0.91	W W/ $^\circ C$
Single Pulsed Avalanche Energy ^d	E_{AS}	397	mJ
Single Pulsed Avalanche Current ^d	I_{AS}	43.5	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	R_{JC}	1.1	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	R_{JA}	62.5	$^\circ C/W$



CEP50N10/CEB50N10

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 25\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -25\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 25\text{A}$		25	30	$\text{m}\Omega$
Dynamic Characteristics^c						
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 40\text{V}, I_D = 21.8\text{A}$		24		S
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		2060		pF
Output Capacitance	C_{oss}			330		pF
Reverse Transfer Capacitance	C_{rss}			40		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50\text{V}, I_D = 50\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		35	70	ns
Turn-On Rise Time	t_r			30	60	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			138	276	ns
Turn-Off Fall Time	t_f			29	58	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 80\text{V}, I_D = 50\text{A}, V_{\text{GS}} = 10\text{V}$		50.8	67.5	nC
Gate-Source Charge	Q_{gs}			12		nC
Gate-Drain Charge	Q_{gd}			19		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				50	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 40\text{A}$			1.5	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.						
c.Guaranteed by design, not subject to production testing.						
d.L = 0.42mH, $I_{\text{AS}} = 43.5\text{A}$, $V_{\text{DD}} = 25\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$						



CEP50N10/CEB50N10




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP50N10/CEB50N10




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve