

## SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

# LV8760T — Forward/Reverse H-bridge Driver

#### Overview

The LV8760T is an H-bridge driver that can control four operation modes (forward, reverse, brake, and standby) of a motor. The low on-resistance, zero standby current, highly efficient IC is optimal for use in driving brushed DC motors for office equipment.

#### **Features**

- Forward/reverse H-bridge motor driver: 1 channel
- Built-in current limiter circuit
- Built-in thermal protection circuit
- Built-in short-circuit protection function

## **Specifications**

### **Absolute Maximum Ratings** at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VM max		38	V
	V <sub>CC</sub> max		6	V
Output peak current I <sub>O</sub> peak tw ≤ 2		tw ≤ 20ms, duty 5%	4	Α
Output continuous current	I <sub>O</sub> max		3	А
Logic input voltage	VIN		-0.3 to V <sub>CC</sub> +0.3	V
Allowable power dissipation	Pd max	Mounted on a specified board. *	3.3	W
Operating temperature	Topr		-20 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

<sup>\*</sup> Specified circuit board : 90mm×90mm×1.6mm, glass epoxy 2-layer board (2S0P), with backside mounting.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

## **SANYO Semiconductor Co., Ltd.**

## LV8760T

## Allowable Operating Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	VM		9 to 35	V
	Vcc		3 to 5.5	V
VREF input voltage	VREF		0 to V <sub>CC</sub> -1.8	V
Logic input voltage	V <sub>IN</sub>		0 to V <sub>CC</sub>	V

## **Electrical Characteristics** at Ta = 25°C, VM = 24V, $V_{CC} = 5V$ , VREF = 1.5V


Parameter	Symbol	Conditions		Ratings		
raidifictor	Cymbol	Conditions	min	typ	max	Unit
General						
Standby mode current drain 1	IMst	PS = "L"			1	μΑ
Standby mode current drain 2	I <sub>CC</sub> st	PS = "L"			1	μΑ
Operating mode current drain 1	IM	PS = "H", IN1 = "H", with no load		1	1.3	mA
Operating mode current drain 2	ICC	PS = "H", IN1 = "H", with no load		3	4	mA
VREG output voltage	VREG	I <sub>O</sub> = -1mA	4.75	5	5.25	V
V <sub>CC</sub> low-voltage cutoff voltage	VthV <sub>CC</sub>		2.5	2.7	2.9	V
Low-voltage hysteresis voltage	VthHIS		120	150	180	mV
Thermal shutdown temperature	TSD	Design guarantee *	155	170	185	°C
Thermal hysteresis width	ΔTSD	Design guarantee *		40		°C
Output block	•					
Output on resistance	Ron1	I <sub>O</sub> = 3A, sink side		0.2	0.25	Ω
	Ron2	I <sub>O</sub> = -3A, source side		0.32	0.40	Ω
Output leakage current	l <sub>O</sub> leak	V <sub>O</sub> = 35V			50	μΑ
Rising time	tr	10% to 90%		200	500	ns
Falling time	tf	90% to 10%		200	500	ns
Input output delay time	tpLH	IN1 or IN2 to OUTA or OUTB (L $\rightarrow$ H)		550	700	ns
	tpHL	IN1 or IN2 to OUTA or OUTB (H $\rightarrow$ L)		550	700	ns
Charge pump block						
Step-up voltage	VGH	VM = 24V	28.0	28.7	29.8	V
Rising time	tONG	VG = 0.1μF		250	500	μS
Oscillation frequency	Fcp		115	140	165	kHz
Control system input block	•			l.	<u> </u>	
Logic pin input current 1	I <sub>IN</sub> L	V <sub>IN</sub> = 0.8V adaptive pin : PS	5.6	8	10.4	μА
	I <sub>IN</sub> H	V <sub>IN</sub> = 5V adaptive pin : PS	56	80	104	μА
Logic pin input current 2	I <sub>IN</sub> L	V <sub>IN</sub> = 0.8V adaptive pin : IN1, IN2	5.6	8	10.4	μΑ
	I <sub>IN</sub> H	V <sub>IN</sub> = 5V adaptive pin : IN1, IN2	35	50	65	μА
Logic pin input H-level voltage	V <sub>IN</sub> H adaptive pin : PS, IN1, IN2		2.0			V
Logic pin input L-level voltage					0.8	V
Current limiter block	•	1				
VREF input current IREF			-0.5			μА
Current limit comparator Vthlim V		VREF = 1.5V	0.285	0.3	0.315	V
threshold voltage						
Blanking time Tblk			1.6	2.0	2.4	μS
Short-circuit protection block		-				
SCP pin charge current	Iscp	SCP = 0V	3.5	5	6.5	μΑ
Comparator threshold voltage	Vthscp		0.8	1	1.2	V

 $<sup>^{\</sup>star}$  Design guarantee value and no measurement is made.


## **Package Dimensions**


unit: mm (typ)

3279



## **Pin Assignment**






Substrate Specifications (Substrate recommended for operation of LV8760T)


Size :  $90\text{mm} \times 90\text{mm} \times 1.6\text{mm}$  (two-layer substrate [2S0P])

Material : Glass epoxy

Copper wiring density : L1 = 95% / L2 = 95%



L1: Copper wiring pattern diagram



L2 : Copper wiring pattern diagram

## Cautions

- 1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when 90% or more of the Exposed Die-Pad is wet.
- 2) For the set design, employ the derating design with sufficient margin.

Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.


Accordingly, the design must ensure these stresses to be as low or small as possible.

The guideline for ordinary derating is shown below:

- (1)Maximum value 80% or less for the voltage rating
- (2)Maximum value 80% or less for the current rating
- (3) Maximum value 80% or less for the temperature rating
- 3) After the set design, be sure to verify the design with the actual product.

Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc. Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC.

## **Block Diagram**



## LV8760T

### **Pin Functions**

Pin Fun			
Pin No.	Pin Name	Pin Functtion	Equivalent Circuit
16	IN1	Output control signal input pin 1.	Vaca
17	IN2	Output control signal input pin 2.	VCC Ο 10kΩ 100kΩ GND Ο
10	PS	Power save signal input pin.  Reference voltage input pin for output	VCC $O$
10	VICE	current limit setting.	VCC 0 500Ω GND 0
19	SCP	Short-circiut protection circuit, detection time setting capacitor connection pin.	VCC 0 500Ω GND 0
20	VCC	Power supply connection pin for control block.	

Continued on next page.

## LV8760T


Continued fi	ontinued from preceding page.							
Pin No.	Pin Name	Pin Functtion	Equivalent Circuit					
6, 7 8, 9 4, 5 2, 3 1	VM OUTA RNF OUTB PGND	Motor power-supply connection pin. OUTA output pin. Current sense resistor connection pin. OUTB output pin. Power ground.	REG5 $\odot$					
14 13 12	CP1 CP2 VG	Charge pump capacitor connection pin. Charge pump capacitor connection pin. Charge pump capacitor connection pin.	14 6 7 13 12 REG5 0 \$100Ω GND 0					
15	REG5	Internal reference voltage output pin.	$VM \circ$ $2k\Omega$ $25k\Omega$					
11	GND	Ground.						

### **DC Motor Driver**

## 1.DCM output control logic

Contol Input			Output		Mada	
PS	IN1	IN2	OUTA	OUTB	Mode	
L	*	*	OFF	OFF	Standby	
Н	L	L	OFF	OFF	Output OFF	
Н	Н	L	Н	L	CW (forward)	
Н	L	Н	L	Н	CCW (reverse)	
Н	Н	Н	L	L	Brake	

## 2. Current limit control timing chart



Braking operation time in current limit mode can be set by connecting a capacitor between SCP and GND pins. This setting is the same as the time setting required to turn off the outputs when an output short-circuit occurs as explained in the section entitled "Output Short-circuit Protection Function." See "Output Short-circuit Protection Function," for the setting procedure.

## 3. Setting the current limit value

The current limit value of the DCM driver is determined by the VREF voltage and the resistance (RNF) connected across the RNF and GND pins using the following formula:

Ilimit [A] = 
$$(VREF [V] /5) /RNF [\Omega])$$


Assuming VREF = 1.5V, RNF = 0.2
$$\Omega$$
, the current limit is : Ilimit = 1.5V/5/0.2 $\Omega$  = 1.5A

#### **Output short-circuit protection function**

The LV8760T incorporates an output short-circuit protection circuit. It turns the ouputs off to prevent destruction of the IC if a problem such as an output pin being shorted to the motor power supply or ground occurs.

#### 1. Protection function operation (Latch method)

The short-circuit protection circuit is activated when it detects the output short-circuit state. If the short-circuit state continues for the internally preset period ( $\approx 4\mu s$ ), the protection circuit turns off the output from which the short-circuit state has been detected. Then it turns the output on again after a lapse of the timer latch time described later. If the short-circuit state is still detected, it changes all the outputs to the standby mode and retains the state. The latched state is released by setting the PS to L.



#### 2. How to set the SCP pin constant (timer latch-up setting)

The user can set the time at which the outputs are turned off when a short-circuit occurs by connecting a capacitor across the SCP and GND pins. The value of the capacitor can be determined by the following formula:

Timer latch-up : Tocp  $Tocp \approx C \times V/I[s]$ 

V : Comparator threshold voltage (1V typical)


I : SCP charge current (5µA typical)

When a capacitor with a capacitance of 50pF is connected across the SCP and GND pins, for example, Tscp is calculated as follows:

Tscp = 
$$50pF \times 1V/5\mu A = 10\mu s$$

## **Application Circuit Example**

(When you use the current limit function)



Setting the current limit value

When 
$$V_{CC} = 5V$$
,  
 $V_{ref} = 1.5V$   
 $Ilimit = V_{ref}/5/RNF$   
 $= 1.5V/5/0.22\Omega = 1.36A$ 


Setting the current limit regeneration time and short-circuit detection time

$$Tsep \approx C \times V/I$$

$$= 100pF \times 1V/5\mu A$$

$$= 20\mu s$$

(When you do not use the current limit function)



Setting at short-circuit state detection time

$$T_{SCP} = C \cdot V/I$$

$$= 100 pF \cdot 1V/5 \mu A$$

$$= 20 \mu s$$

\*Do the following processing when you do not use the current limit function.

- · It is short between RNF-GND.
- The terminal VREF is hung on suitable potential of V<sub>CC</sub> or less.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of August, 2011. Specifications and information herein are subject to change without notice.