


## Oscillator THT, programmable

### Features:


- Standard DIL14 package
- Low cost to performance
- 3.0 ~ 5.5 volt available
- Tolerance and stability to  $\pm 25$ ppm
- Ultra low jitter <11ps
- Tristate or power down available



### APQO 14

Specifications		
	APQO 14	Remarks
Frequency range	1 ~ 133MHz	Please specify
Frequency stability	$\pm 25$ ppm ~ $\pm 100$ ppm	Please specify
Operating temperature	0°C ~ +70°C - -40°C ~ +85°C	Please specify
Storage temperature	-55°C ~ +125°C	
Programmable voltage 1 ~ 133 MHz	4.5V ~ 5.5V	
Programmable voltage 1 ~ 100 MHz	3.0V ~ 3.6V	
Aging (ppm / Year), Ta = 25C, Vdd = 5 / 3.3 V	$\pm 5$ ppm	
Programmable output level	CMOS / TTL	

Operating conditions				
Description	Min	Max	Unit	
Vdd Supply voltage	3.0	5.5	V	
CTTL Max capacitive load on outputs for TTL levels	4.5 V ~ 5.5 V Vdd 40 MHz	50	pF	
	4.5 V ~ 5.5 V Vdd > 40 ~ 133 MHz	25	pF	
CCMOS Max capacitive load on outputs for CMOS levels	4.5 V ~ 5.5 V Vdd 66 MHz	50	pF	
	4.5 V ~ 5.5 V Vdd > 66 ~ 133 MHz	25	pF	
	3.0 V ~ 3.6 V Vdd 40 MHz	30	pF	
	3.0 V ~ 3.6 V Vdd > 40 ~ 100 MHz	15	pF	



Order key							
Part	Frequency	Type/Package	Tolerance	Voltage	Temperature	Option	Packaging
O	- 50.000000M	- APQO 14	- 50	- 5.0	- A	/ T	/
O=Oscillator	M=MHz	APQO=programmable QO 14=DIL 14	±ppm	5.0=5.0Volt 3.3=3.3Volt	A= 0°C ~ +70°C B= -10°C ~ +60°C C= -10°C ~ +70°C D= -20°C ~ +70°C E= -40°C ~ +85°C	T = Tristate P = Power down	blank = Tube

## Oscillator THT, programmable

### APQO 14

Electrical characteristics					
Description	Test conditions	Min	Typ	Max	Unit
Input characteristics (Pin 1)					
V <sub>IL</sub> , Low-level input voltage	4.5 ~ 5.5 V V <sub>dd</sub>			0.8	V
TO Tri-state or power-down	3.0 ~ 3.6 V V <sub>dd</sub>			0.2 V <sub>dd</sub>	V
V <sub>IH</sub> , High-level input voltage	4.5 ~ 5.5 V V <sub>dd</sub>	2.0			V
TO Enable output or no connect	3.0 ~ 3.6 V V <sub>dd</sub>	0.7 V <sub>dd</sub>			V
I <sub>IL</sub> , Input low current	V <sub>IN</sub> = 0V			10	μA
I <sub>IH</sub> , Input high current	V <sub>IN</sub> = V <sub>dd</sub>			5	μA
Output characteristics					
V <sub>OL</sub> , Low-level output voltage	4.5 V ~ 5.5 V V <sub>dd</sub> , 16 mA I <sub>OL</sub> 3.0 V ~ 3.6 V V <sub>dd</sub> , 8 mA I <sub>OL</sub>			0.4 0.4	V
V <sub>OHTTL</sub> , High-level output voltage TTL	4.5 V ~ 5.5 V V <sub>dd</sub> , -16 mA I <sub>OL</sub>	2.4			V
V <sub>OHCOS</sub>	4.5 ~ 5.5 V <sub>dd</sub> , -16 mA I <sub>OL</sub>	V <sub>dd</sub> - 0.4			V
High-level CMOS voltage	3.0 V ~ 3.6 V V <sub>dd</sub> , -8 mA I <sub>OL</sub>	V <sub>dd</sub> - 0.4			V
Power supply current (unloaded)	4.5 ~ 5.5 V <sub>dd</sub> , OUTPUT FREQ 133 MHz 3.0 ~ 3.6 V <sub>dd</sub> , OUTPUT FREQ 100 MHz			45 25	mA
Standby current			10	50	μA
Input pull-up resistor (PIN 1)	4.5 ~ 5.5 V <sub>dd</sub> , V <sub>IN</sub> = 0V 4.5 ~ 5.5 V <sub>dd</sub> , V <sub>IN</sub> = 0.7 V	1.1 50	3.0 100	8.0 200	MΩ KΩ
Tri-state leakage current	5.0 V <sub>dd</sub>		20		μA
Output enable mode	Output is tri-stated				
Power down mode	Output is tri-stated				

Output clock switching characteristics					
Description	Test conditions	Min	Typ	Max	Unit
Duty cycle					
TTL @ 1.4 V	50 MHz, C <sub>L</sub> = 50 pF	45		55	%
4.5 ~ 5.5 V <sub>dd</sub>	50 ~ 66 MHz, C <sub>L</sub> = 15 pF	45		55	%
	66 ~ 125 MHz, C <sub>L</sub> = 25 pF	40		60	%
	125 ~ 133 MHz, C <sub>L</sub> = 15 pF	40		60	%
Duty cycle:					
CMOS @ V <sub>dd</sub> / 2	66 MHz, C <sub>L</sub> 25 pF	45		55	%
4.5 ~ 5.5 V <sub>dd</sub>	66 ~ 125 MHz, C <sub>L</sub> 25 pF	40		60	%
	125 ~ 133 MHz, C <sub>L</sub> 15 pF	40		60	%
	40 MHz, C <sub>L</sub> 30 pF	45		55	%
3.0 ~ 3.6 V <sub>dd</sub>	40 ~ 100 MHz, C <sub>L</sub> 15 pF	40		60	%
Output clock rise / fall					
	0.8 V ~ 2.0 V, 4.5 ~ 5.5 V <sub>dd</sub> , C <sub>L</sub> = 50			1.8	ns
	0.8 V ~ 2.0 V, 4.5 ~ 5.5 V <sub>dd</sub> , C <sub>L</sub> = 25			1.2	ns
	0.8 V ~ 2.0 V, 4.5 ~ 5.5 V <sub>dd</sub> , C <sub>L</sub> = 15			0.9	ns
	0.2 ~ 0.8 V <sub>dd</sub> , 4.5 ~ 5.5 V <sub>dd</sub> , C <sub>L</sub> = 50			3.4	ns
	0.2 ~ 0.8 V <sub>dd</sub> , 3.0 ~ 3.6 V <sub>dd</sub> , C <sub>L</sub> = 30			4.0	ns
	0.2 ~ 0.8 V <sub>dd</sub> , 3.0 ~ 3.6 V <sub>dd</sub> , C <sub>L</sub> = 15			2.4	ns
Start up time	From power on			2	ms
Power down delay time					
Synchronous	PWR_DWN pin LOW to output Hi-Z		T / 2	T+10	ns
Asynchronous			10	15	ns
Output disable time					
Synchronous	OE pin LOW to output Hi-Z T = Frequency oscillator period		T / 2	T+10	ns
Asynchronous			10	15	ns
Output enable time				100	ns
Period Jitter: Σ	1 - 133 MHz		8	11	ps
Peak to peak	33.000 MHz		65	99	ps
	> 33.000 MHz		65	80	ps