

**KK4520B**


## Dual Up-Counter

### High-Voltage Silicon-Gate CMOS

The KK4520B Dual Binary Up-Counter consists two identical, internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or negative-going transition. For single-unit operation the ENABLE input is maintained high and the counter advances on each positive-going transition of the CLOCK. The counters are cleared by high levels on their RESET lines.

The counter can be cascaded in the ripple mode by connecting Q4 to the enable input of the subsequent counter while the CLOCK input of the latter is held low.

- Operating Voltage Range: 3.0 to 18 V
- Maximum input current of 1  $\mu$ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):
  - 1.0 V min @ 5.0 V supply
  - 2.0 V min @ 10.0 V supply
  - 2.5 V min @ 15.0 V supply


**ORDERING INFORMATION**



KK4520BN Plastic

KK4520BD SOIC

 $T_A = -55^\circ \text{ to } 125^\circ \text{ C}$  for all packages

**PIN ASSIGNMENT**

CLOCK A	1	16	V <sub>CC</sub>
ENABLE A	2	15	RESET B
Q1A	3	14	Q4B
Q2A	4	13	Q3B
Q3A	5	12	Q2B
Q4A	6	11	Q1B
RESET A	7	10	ENABLE B
GND	8	9	CLOCK B

**LOGIC DIAGRAM**

 PIN 16=V<sub>CC</sub>  
 PIN 8=GND

**FUNCTION TABLE**

Inputs			Outputs
CLOCK	ENABLE	RESET	Mode
/	H	L	Increment Counter
L	/	L	Increment Counter
/	X	L	No Change
X	/	L	No Change
/	L	L	No Change
H	/	L	No Change
X	X	H	Q1 thru Q4=L

X = don't care

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +20	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±10	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
P <sub>D</sub>	Power Dissipation per Output Transistor	100	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	3.0	18	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND≤(V<sub>IN</sub> or V<sub>OUT</sub>)≤V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS** (Voltages Referenced to GND)



Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limit			Unit
				≥-55°C	25°C	≤125 °C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> = 0.5 V or V <sub>CC</sub> - 0.5V	5.0	3.5	3.5	3.5	V
		V <sub>OUT</sub> = 1.0 V or V <sub>CC</sub> - 1.0 V	10	7	7	7	
		V <sub>OUT</sub> = 1.5 V or V <sub>CC</sub> - 1.5V	15	11	11	11	
V <sub>IL</sub>	Maximum Low - Level Input Voltage	V <sub>OUT</sub> = 0.5 V or V <sub>CC</sub> - 0.5V	5.0	1.5	1.5	1.5	V
		V <sub>OUT</sub> = 1.0 V or V <sub>CC</sub> - 1.0 V	10	3	3	3	
		V <sub>OUT</sub> = 1.5 V or V <sub>CC</sub> - 1.5V	15	4	4	4	
V <sub>OH</sub>	Minimum High-Level Output Voltage	V <sub>IN</sub> =GND or V <sub>CC</sub>	5.0	4.95	4.95	4.95	V
			10	9.95	9.95	9.95	
			15	14.95	14.95	14.95	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>IN</sub> =GND or V <sub>CC</sub>	5.0	0.05	0.05	0.05	V
			10	0.05	0.05	0.05	
			15	0.05	0.05	0.05	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = GND or V <sub>CC</sub>	18	±0.1	±0.1	±1.0	µA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> = GND or V <sub>CC</sub>	5.0	5	5	150	µA
			10	10	10	300	
			15	20	20	600	
			20	100	100	3000	
I <sub>OL</sub>	Minimum Output Low (Sink) Current	V <sub>IN</sub> = GND or V <sub>CC</sub> U <sub>OL</sub> =0.4 V U <sub>OL</sub> =0.5 V U <sub>OL</sub> =1.5 V	5.0	0.64	0.51	0.36	mA
			10	1.6	1.3	0.9	
			15	4.2	3.4	2.4	
I <sub>OH</sub>	Minimum Output High (Source) Current	V <sub>IN</sub> = GND or V <sub>CC</sub> U <sub>OH</sub> =2.5 V U <sub>OH</sub> =4.6 V U <sub>OH</sub> =9.5 V U <sub>OH</sub> =13.5 V	5.0	-2	-1.6	-1.15	mA
			5.0	-0.64	-0.51	-0.36	
			10	-1.6	-1.3	-0.9	
			15	-4.2	-3.4	-2.4	


**AC ELECTRICAL CHARACTERISTICS** ( $C_L=50\text{pF}$ ,  $R_L=200\text{k}\Omega$ , Input  $t_r=t_f=20\text{ ns}$ )

Symbol	Parameter	$V_{CC}$ V	Guaranteed Limit			Unit
			$\geq -55^\circ\text{C}$	$25^\circ\text{C}$	$\leq 125^\circ\text{C}$	
$f_{max}$	Maximum Clock Frequency, (Figure 1)	5.0 10 15	1.5 3 4	1.5 3 4	0.75 1.5 2	MHz
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, Clock or Enable to Output (Figures 1,3)	5.0 10 15	560 230 160	560 230 160	1120 460 320	ns
$t_{PHL}$	Maximum Propagation Delay, Reset to Output (Figure 2)	5.0 10 15	650 225 170	650 225 170	1300 450 340	ns
$t_{THL}, t_{TLH}$	Maximum Output Transition Time, Any Output (Figure 1)	5.0 10 15	200 100 80	200 100 80	400 200 160	ns
$C_{IN}$	Maximum Input Capacitance	-		7.5		pF

**TIMING REQUIREMENTS** ( $C_L=50\text{pF}$ ,  $R_L=200\text{k}\Omega$ , Input  $t_r=t_f=20\text{ ns}$ )


Symbol	Parameter	$V_{CC}$ V	Guaranteed Limit			Unit
			$\geq -55^\circ\text{C}$	$25^\circ\text{C}$	$\leq 125^\circ\text{C}$	
$t_w$	Minimum Pulse Width, Clock (Figure 1)	5.0 10 15	200 100 70	200 100 70	400 200 140	ns
$t_w$	Minimum Pulse Width, Reset (Figure 2)	5.0 10 15	250 110 80	250 110 80	500 220 160	ns
$t_w$	Minimum Pulse Width, Enable (Figure 3)	5.0 10 15	400 200 140	400 200 140	800 400 280	ns
$t_r, t_f$	Maximum Input Rise and Fall Times (Figure 1)	5.0 10 15	15 5 5	15 5 5	15 5 5	$\mu\text{s}$


**Figure 1. Switching Waveforms**

**Figure 2. Switching Waveforms**






**Figure 3. Switching Waveforms**

### TIMING DIAGRAM




### EXPANDED LOGIC DIAGRAM (1/2 of the Device)






**N SUFFIX PLASTIC DIP  
(MS - 001BB)**

**NOTES:**

- Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions 0.25 mm (0.010) per side.



Symbol	Dimension, mm	
	MIN	MAX
<b>A</b>	18.67	19.69
<b>B</b>	6.1	7.11
<b>C</b>		5.33
<b>D</b>	0.36	0.56
<b>F</b>	1.14	1.78
<b>G</b>		2.54
<b>H</b>		7.62
<b>J</b>	$0^\circ$	$10^\circ$
<b>K</b>	2.92	3.81
<b>L</b>	7.62	8.26
<b>M</b>	0.2	0.36
<b>N</b>	0.38	

**D SUFFIX SOIC  
(MS - 012AC)**


Symbol	Dimension, mm	
	MIN	MAX
<b>A</b>	9.8	10
<b>B</b>	3.8	4
<b>C</b>	1.35	1.75
<b>D</b>	0.33	0.51
<b>F</b>	0.4	1.27
<b>G</b>		1.27
<b>H</b>		5.72
<b>J</b>	$0^\circ$	$8^\circ$
<b>K</b>	0.1	0.25
<b>M</b>	0.19	0.25
<b>P</b>	5.8	6.2
<b>R</b>	0.25	0.5

**NOTES:**

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.