

74ACTQ843 Quiet Series 9-Bit Transparent Latch with TRI-STATE® Outputs


General Description

The 'ACTQ843 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths. The 'ACTQ843 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features


- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package for easy interface with microprocessors
- Improved latch-up immunity
- Outputs source/sink 24 mA
- 'ACTQ843 has TTL-compatible inputs
- Functionally and pin-compatible to AMD's AM29843
- 4 kV minimum ESD immunity
- TRI-STATE outputs for bus interfacing

Logic Symbols



Pin Nam	es Description
D ₀ -D ₈	Data Inputs
D ₀ -D ₈ O ₀ -O ₈	Data Outputs
ŌĒ	Output Enable
LE	Latch Enable
CLR	Clear
PRE	Preset

Connection Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation, FACT Quiet Series™ and GTO™ are trademarks of National Semiconductor Corporation

Functional Description

The 'ACTQ843 consists of nine D-type latches with TRI-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state. In


addition to the LE and $\overline{\text{OE}}$ pins, the 'ACTQ843 has a Clear ($\overline{\text{CLR}}$) pin and a Preset ($\overline{\text{PRE}}$) pin. These pins are ideal for parity bus interfacing in high performance systems. When CLR is LOW, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch. When PRE is LOW, the outputs are HIGH if $\overline{\text{OE}}$ is LOW. Preset overrides

Function Tables

Inputs			Internal	Outputs	Function		
CLR	PRE	ŌĒ	LE	D	Q	0	ranotion
Н	Н	Н	Н	L	L	Z	High Z
Н	Н	Н	Н	Н	н	Z	High Z
Н	Н	Н	L	Χ	NC	Z	Latched
Н	Н	L	Н	L	L	L	Transparent
Н	Н	L	Н	Н	н	Н	Transparent
Н	Н	L	L	Χ	NC	NC	Latched
Н	L	L	X	Χ	н	Н	Preset
L	Н	L	X	Χ	L	L	Clear
L	L	L	X	Χ	н	Н	Preset
L	Н	Н	L	Χ	L	Z	Clear/High Z
Н	L	Н	L	Χ	н	Z	Preset/High Z

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance NC = No Change

Logic Diagram



Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.5V to +7.0VSupply Voltage (V_{CC}) DC Input Diode Current (I_{IK}) $-20 \, \text{mA}$

 $V_I = -0.5V$ $V_I = V_{CC} + 0.5V$ +20 mADC Input Voltage (VI) -0.5V to V $_{CC}$ + 0.5V

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$ $V_{O} = V_{CC} + 0.5V$ $-20 \, \text{mA}$ +20 mADC Output Voltage (VO) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (IO) \pm 50 mA

DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND}) $\pm 50 \, mA$

-65°C to +150°C Storage Temperature (T_{STG}) DC Latch-Up Source

or Sink Current

±300 mA

Junction Temperature (T_J)

140°C PDIP

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply. temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})

'ACTQ 4.5V to 5.5V Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) 0V to V_{CC}

Operating Temperature (T_A)

74ACTQ -40°C to $+85^{\circ}\text{C}$

Minimum Input Edge Rate $\Delta V/\Delta t$

'ACTQ Devices

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to $+125^{\circ}\text{C}$.

DC Electrical Characteristics for 'ACTQ Family Devices

			744	CTQ	74ACTQ			
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	v	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.76 4.76	v	$^{*}V_{IN} = V_{IL} \text{ or } V_{IH}$ $^{-}24 \text{ mA}$ $^{-}24 \text{ mA}$	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA	
		4.5 5.5		0.36 0.36	0.44 0.44	v	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ I_{OL} 24 mA 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	± 1.0	μΑ	$V_{I} = V_{CC}$, GND	
loz	Maximum TRI-STATE Leakage Current	5.5		±0.5	±5.0	μΑ	$V_I = V_{IL}, V_{IH}$ $V_O = V_{CC}, GND$	
ГССТ	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
l _{OLD}	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
lohd	Output Current	5.5			-75	mA	V _{OHD} = 3.85V Min	

^{*}All outputs loaded; thresholds on input associated with output under test.

[†]Maximum test duration 2.0 ms, one output loaded at a time.

DC Electrical Characteristics for 'ACTQ Family Devices (Continued) 74ACTQ 74ACTQ V_{CC} (V) T_A = -40°C to +85°C **T**_A = +25°C Symbol Units Conditions **Parameter** Тур **Guaranteed Limits** $V_{IN} = V_{CC}$ or GND Maximum Quiescent I_{CC} 5.5 8.0 80.0 μΑ Supply Current VOLP Figures 2-12, 13 Quiet Output 5.0 1.1 1.5 V Maximum Dynamic V_{OL} (Notes 1, 2) Quiet Output Minimum Dynamic V_{OL} Figures 2-12, 13 V_{OLV} 5.0 -0.6-1.2٧ (Notes 1, 2) V_{IHD} Minimum High Level (Notes 1, 3) 5.0 1.9 2.0 ٧ Dynamic Input Voltage V_{ILD} Maximum Low Level (Notes 1, 3) 5.0 1.2 8.0 Dynamic Input Voltage

Note 1: Plastic DIP package.

Note 2: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 3: Max number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics

			74ACTQ			74ACTQ		
Symbol Parameter		V _{CC} * (V)	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 pF$		Units
			Min	Тур	Max	Min	Max	
^t PLH	Propagation Delay D _n to O _n	5.0	2.5	6.2	9.5	2.0	10.0	ns
^t PHL	Propagation Delay D _n to O _n	5.0	2.5	6.7	9.5	2.0	10.0	ns
^t PLH	Propagation Delay LE to O _n	5.0	2.5	7.1	9.0	2.0	10.0	ns
t _{PHL}	Propagation Delay LE to O _n	5.0	2.5	6.9	9.0	2.0	10.0	ns
t _{PLH}	Propagation Delay PRE to On	5.0	2.5	7.3	10.0	2.0	11.0	ns
t _{PHL}	Propagation Delay CLR to On	5.0	2.5	7.2	11.0	2.0	12.0	ns
t _{PZH}	Output Enable Time OE to On	5.0	2.5	7.2	9.5	2.0	10.5	ns
t _{PZL}	Output Enable Time OE to On	5.0	2.5	7.5	9.5	2.0	10.5	ns
t _{PHZ}	Output Disable Time OE to On	5.0	1.5	5.0	8.0	1.0	8.5	ns
t _{PLZ}	Output Disable Time OE to On	5.0	1.5	5.1	8.0	1.0	8.5	ns
t _{PHL}	Propagation Delay PRE to O _n	5.0	2.5	6.7	10.0	2.0	11.0	ns
t _{PLH}	Propagation Delay CLR to On	5.0	2.5	7.3	11.0	2.0	12.0	ns
toslh, toshl	Output to Output Skew** D _n to O _n	5.0		0.5	1.5		1.5	ns

^{*}Voltage Range 5.0 is 5.0V ± 0.5 V.

^{**}Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toSHL) or LOW to HIGH (toSLH). Parameter guaranteed by design. Not tested.

AC Operating Requirements

Symbol	Parameter	V _{CC} * (V)	74ACTQ T _A = +25°C C _L = 50 pF		74ACTQ	Units
					$T_A = -40^{\circ}C$ to $+85^{\circ}C$ $C_L = 50 pF$	
			Тур	Guaran	teed Minimum	
ts	Setup Time, HIGH or LOW D _n to LE	5.0		3.0	3.0	ns
t _H	Hold Time, HIGH or LOW D _n to LE	5.0		1.5	1.5	ns
t _w	LE Pulse Width, HIGH	5.0		4.0	4.0	ns
t _w	PRE Pulse Width, LOW	5.0		4.0	4.0	ns
t _w	CLR Pulse Width, LOW	5.0		4.0	4.0	ns
t _{rec}	PRE Recovery Time	5.0		2.0	2.0	ns
t _{rec}	CLR Recovery Time	5.0		2.0	2.0	ns

^{*}Voltage Range 5.0 is 5.0V ± 0.5 V.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C_{PD}	Power Dissipation Capacitance	52	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500 $\!\Omega.$
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set V_{CC} to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.




FIGURE 8. Quiet Output Noise Voltage Waveforms

Note A: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f=1 MHz, $t_r=3$ ns, $t_f=3$ ns, skew <150 ps. Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

VOLP/VOLV and VOHP/VOHV:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the HL transition. Measure V_{OHP} and V_{OHV} on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

VILD and VIHD:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the
 output begins to oscillate. Oscillation is defined as noise
 on the output LOW level that exceeds V_{IL} limits, or on
 output HIGH levels that exceed V_{IH} limits. The input
 LOW voltage level at which oscillation occurs is defined
 as V_{ILD}.
- Next increase the input HIGH voltage level on the word generator, V_{IH} until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.





FIGURE 9. Simultaneous Switching Test Circuit


TL/F/10689-7

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



Physical Dimensions inches (millimeters)



-

Physical Dimensions inches (millimeters) (Continued) 1.243 - 1.270 (31.57 – 32.26) MAX (2.337) (2 PLS) 23 22 21 20 19 18 17 16 15 14 13 0.032 OPTION 2 0.260 ± 0.005 PIN NO. 1 IDEN1 (6.604±0.127) 1 2 3 4 5 6 7 8 9 10 11 12 OPTION 2 EJECTOR PINS OPTIONAL (1.575) 0.300 - 0.320RAD 0.040 (1.016) TYP $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ U.U20 (0.508) MIN (0.145 - 0.200 (3.683 - 5.080) 0.009 - 0.015 (0.229 - 0.381)95° ± (1.651) 0.125 - 0.145 (3.175 - 3.556) 0.280 0.018 ± 0.003 $0.325 ^{\,+\,0.040}_{\,-\,0.015}$ (7.112) 0.075 ± 0.015 (0.457 ± 0.076) (1.905 ± 0.381) TYP 8.255 + 1.01690° ± 4° TYP 0.100 ± 0.010

24-Lead Slim (0.300" Wide) Plastic Dual-In-Line Package (SP) NS Package Number N24C

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor
GmbH
Livry-Gargan-Str. 10
D-82256 Fürstenfeldbruc
Germany
Tel: (81-41) 35-0
Telex: 527649
Fax: (81-41) 35-1

otor National Semiconducto Japan Ltd.
Sumitomo Chemical Engineering Center Bidg. 7F
1-7-1, Nakase, Mihama-1, Chiba-City, Ciba Prefecture 261
Tel: (043) 299-2300
Fax: (043) 299-2500

tor National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon H-Ku Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tet: (3) 558-9999 Fax: (3) 558-9998

N24C (REV F)