

4-Channel High-Speed Non-Inverting 15 MHz Input Bandwidth 8-Bit DACs with Output Buffers and Parallel Digital Data Port

#### **FEATURES**

- 4 Independent 2-Quadrant Multiplying 8-Bit DACs with Output Amplifiers
- Dual Positive (+10 V and +5 V) Supplies or Dual (+5 V) Supplies Capability
- · High Speed:
  - 12.5 MHz Digital Clock Rate
  - V<sub>REF to</sub> V<sub>OUT</sub> Settling Time: 150ns to 8-bit (typ)
  - Voltage Reference Input Bandwidth:
     15 MHz
- Very Low Noise Gain Control
- Low Power: 80mW
- Low AC Voltage Reference Feedthrough
- Excellent Channel-to-Channel Isolation
- DNL = +0.5 LSB, INL = +1 LSB (typ)

- DACs Matched to ±0.5% (typ)
- Low Harmonic Distortion: 0.25% ypical with V<sub>REE</sub> = 1 V p-p @ 1 MHz
- TTL/CMOS Compatible
- Latch-Up Free

- · ESD Protection: 2000 V Minimum
- PDIP, SOIC & PLCC Packages Available

#### **APPLICATIONS**

- Direct High-Frequency Automatic Gain Control
- Video AGC & CCD Level AGC
- Convergence Adjustment for High-Resolution Monitors (Workstations)
- Multiplier Replacement

#### **GENERAL DESCRIPTION**

The MP7643 is ideal for digital gain control of high frequency analog signals such as video, composite video and CCD. The device includes 4-channels of high speed, high bandwidth, two quadrant multiplying, 8-bit accurate digital-to-analog converter. It includes an output drive buffer per channel capable of driving a  $\pm 1 \text{mA}$  (typ) to a load. DNL of better than  $\pm 0.5$  LSB is achieved with a channel-to-channel matching of typically 0.5%. Stability, matching, and precision of the DACs are achieved by using MPS' thin film technology. Excellent channel-to-channel isolation is also achieved with MPS' BiCMOS process which cannot be achieved using a typical CMOS technology.

An open loop architecture (patent pending) provides wide small signal bandwidth from  $V_{REF}$  to output up to 15 MHz (typ), fast output settling time of 150 ns, and excellent  $V_{REF}$ 

feedthrough isolation. In addition, low distortion in the order of 0.25% with a 1 V p-p, 1 MHz signal is achieved.

The combination of a constant input Z and the ability to vary  $V_{REFN}$  within  $V_{CC}$  –1.8 V to  $V_{EE}$  +1.5 V allows flexibility for optimum system design.


The MP7643 is fabricated on a junction isolated, high speed BiCMOS (BiCMOS IV<sup>TM</sup>) process with thin film resistors. This process enables precision high speed analog/digital (mixed-mode) circuits to be fabricated on the same chip.

This device is latch-up free, and all inputs are protected to a minimum of 2000 V for ESD protection per MiL-STD-883.

Specified for operation over the commercial / industrial (-40 to  $+85^{\circ}$ C) temperature range, the MP7643 is available in Plastic dual-in-line (PDIP), Surface Mount (SCIC), and Plastic leaded chip carrier (PLCC) packages.



# SIMPLIFIED BLOCK DIAGRAM




## **ORDERING INFORMATION**

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (% FSF)
SOIC	-40 to +85°C	MP7643AS	±1	±0.5	±1.5
Plastic Dip	-40 to +85°C	MP7643AN	±1	<u>+</u> 0.5	±1.5
PLCC	-40 to +85°C	MP7643AP	±1	±0.5	±1.5




## **PIN CONFIGURATIONS**



28 Pin PDIP (0.300") NN28

28 Pin SOIC (EIAJ, 0.335") R28



28 Pin PLCC P28

# **PIN OUT DEFINITIONS**

PIN NO.	NAME	DESCRIPTION
1	DB5	Data Input Bit 5
2	DB6	Data Input Bit 6
3	V <sub>DD</sub>	Digital Positive Supply
4	v <sub>cc</sub>	Analog Positive Supply
5	VEE	Analog Negative Supply
6	DB7	Data Input Bit 7
7	V <sub>REFN</sub>	Negative Reference Input
8	DGND	Digital Ground
9	INV1	Inverting Input 1
10	V <sub>OUT1</sub>	DAC 1 Output
11	V <sub>REF1</sub>	DAC 1 Positive Reference Input
12	V <sub>REF2</sub>	DAC 2 Positive Reference Input
13	V <sub>OUT2</sub>	DAC 2 Output
14	INV2	Inverting Input 2

PIN NO.	NAME	DESCRIPTION
15	INV3	Inverting Input 3
16	V <sub>OUT3</sub>	DAC 3 Output
17	V <sub>REF3</sub>	DAC 3 Positive Reference Input
18	V <sub>REF4</sub>	DAC 4 Positive Reference Input
19	V <sub>OUT4</sub>	DAC 4 Output
20	INV4	Inverting Input 4
21	AO	DAC Address 3it 0
22	A1	DAC Address ∃it 1
23	DB0	Data Input Bit ()
24	DB1	Data Input Bit 1
25	DB2	Data Input Bit :2
26	נס	Load Data to Selected DAC
27	DB3	Data Input Bit 3
28	DB4	Data Input Bit 4



# **ELECTRICAL CHARACTERISTICS TABLE FOR DUAL SUPPLIES**

Unless Otherwise Noted:  $V_{DD}$  = 5 V,  $V_{CC}$  = +5 V,  $V_{EE}$  = -5 V,  $V_{REF}$  = 3 V and -3 V, T = 25°C, Output Load = No Resistive Load,  $V_{REFN}$  = DGND = 0 V

Parameter	Symbol	25°C Min Typ	Max	Tmin to Tmax Win Max	Units	Test Conditions/Comments
DC CHARACTERISTICS				<u> </u>		
Resolution (All Grades) Differential Non-Linearity Integral Non-Linearity Monotonicity Gain Error Zero Scale Offset Output Drive Capability	N DNL INL GE Z <sub>OFS</sub>	8 ±0.5 ±1 Guaranteec ±1.5 ±20 ±1	j		Bits LSB LSB % FSR mV mA	FSR = Full Scal ৷ Flange (1)
REFERENCE/INV INPUTS						
Impedance of V <sub>REF</sub> Voltage Range INV DC Voltage Range	REF V <sub>RR</sub> Pos. V <sub>RR</sub> Neg. V <sub>RR</sub> Pos. V <sub>RR</sub> Neg.	4 6 V <sub>CC</sub> 1.8 V <sub>EE</sub> +1.5 V <sub>O</sub> V <sub>EE</sub> +1	8		kΩ V V V	VREF Max Swing is VREFN ±3 V
DYNAMIC CHARACTERISTICS (2)						R <sub>L</sub> = 5 k, C <sub>L</sub> :: 2 ) pF
Input to Output Bandwidth Input to Output Settling Time (5) Small Signal Voltage Reference Input to Output Bandwidth	ft <sub>r</sub>	15 150 15			MHz ns MHz	$V_{R} = 1.6 \text{ V p-p}, \ R_{L} = 5 \text{k to V}_{EE}$ $V_{R} = 1.6 \text{ V p-p}, \ R_{L} = 5 \text{k to V}_{EE}$ $V_{OUT} = 50 \text{mV p-p}, \ \text{above code } 16$
Small Signal Voltage Reference Input to Output Bandwidth	ft <sub>r</sub>	15			MHz	V <sub>OUT</sub> =50mV p-p for all codes
Voltage Settling from V <sub>REF</sub> to V <sub>DAC</sub> Out Voltage Settling from Digital	t <sub>sr</sub> t <sub>sd</sub>	300 300			ns ns	$V_R$ =0 to $V_R$ = 3 $V$ Step (6) to 1 LSB ZS to FS to 1 LSB
Code to V <sub>DAC</sub> Out V <sub>REF</sub> Feedthrough Group Delay Harmonic Distortion Channel-to-Channel Crosstalk Digital Feedthrough Power Supply Rejection Ratio	F <sub>DT</sub> GD T <sub>HD</sub> C <sub>T</sub> Q PSAR	TBD TBD TBD TBD TBD			dB ns % dB nVS %/%	Codes=0 @ 1 MHz  V <sub>REF</sub> =1MHz Sine SV p-p @ 1 MHz, single channel CLK to V <sub>OUT</sub> ΔV=±5%
POWER CONSUMPTION						
Positive Supply Current Negative Supply Current Power Dissipation	Icc I <sub>EE</sub> P <sub>DISS</sub>	8 8 80			mA mA mW	V <sub>REF</sub> = 0 V V <sub>REF</sub> = 0 V V <sub>REF</sub> = 0 V. Cod 3s = all 1
DIGITAL INPUT CHACTERISTICS						
Logic High (3) Logic Low (3) Input Current Input Capacitance (2)	VIH VIL IL CL	2.4	0.8 ±10		V V μA pF	



## **ELECTRICAL CHARACTERISTICS TABLE**

Description	Symbol	Min	25°C Typ	Max	Tmin to Tm Min N	ax Max	Units	Conditions
DIGITAL TIMING SPECIFICATIONS (2, 4)								
Address to LD Setup Address to LD Hold Data to LD Setup Data to LD Hold LD Pulse Width PRESET Pulse Width	tas tah tos toh tlo tpr		70 0 70 0 70 60				ns ns ns ns ns	

#### NOTES

- (1) Full Scale Range (FSR) is 3V.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See Figure 1.
- (5) For reference input pulse:  $t_R = t_F \ge 100 \text{ ns.}$

Specifications are subject to change without notice

# ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

V <sub>CC</sub> to V <sub>REFN</sub> +6.5 V	Operating Temperature Range
V <sub>EF</sub> to V <sub>REEN</sub> 6.5 V	Extended Industrial 40°C to +85°C
V <sub>CC</sub> to DGND	Maximum Junction Temperature 65°C to 150°C
V <sub>FF</sub> to DGND6.5 V	Storage Temperature
	Lead Temperature (Soldering, 10 sec) +300°C
V <sub>REF</sub> 1-4 to DGND, V <sub>REFN</sub> V <sub>CC</sub> to V <sub>EE</sub>	Package Power Dissipation Rating @ 75°€
V <sub>OUT</sub> 1-4 to DGND, V <sub>REFN</sub> V <sub>CC</sub> to V <sub>EE</sub>	PDIP, SOIC, PLCC 1050mW
Digital Input & Output Voltage to DGND -0.5 to V <sub>DD</sub> +0.5 V	Derates above 75°C

### NOTES:

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the cevice. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- conditions for extended periods may affect device reliability.

  (2) Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottly diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100ms.





Figure 1. Timing Diagram



Ľδ	A1	A0	Ciperation
ŗ.	L L	רר	DAC1 Transparent DAC1 Laiched
L ↑	L L	HH	DAC2 Transparent DAC2 Larched
L ↑	H	L L	DAC3 Transparent DAC3 Laiched
L ↑	H	H	DAC4 Transparent DAC4 Laiched
н	х	х	No Operation

Figure 2. Input Control Logic (Simplified) Block Diagram

Table 1. Truth Table

D7 MSB	D6	D5	D4	D3	D2	D1	D0 LSB	DAC Output Voltage $V_{OI} = V_{REFN} + (V_{RI} - AGND) (\frac{D}{256})$
0	0	0	0	0	0	0	0	V <sub>REFN</sub>
0	0	0	0	0	0	0	1	(V <sub>Ri</sub> - V <sub>REFN</sub> ) ( 1/256 ) + V <sub>REFN</sub>
				•••••				
1	1	1	1	1	1	1	0	(V <sub>Ri</sub> + V <sub>REFN</sub> ) ( 254 ) + V <sub>REFN</sub>
1	1	1	1	1	1	1	1	(V <sub>Ri</sub> - V <sub>REFN</sub> ) ( 255 ) + V <sub>REFN</sub>

Table 2. DAC Transfer Function
Analog Output vs. Digital Code (With V<sub>REF</sub> Shorted to INV)



#### THEORY OF OPERATION

The MP7643 is a 4-channel multiplying D/A converter that incorporates a novel open loop architecture invented by MPS. The design produces the wider bandwidth, faster settling time, more constant group delay, and a lower noise operation compared to the conventional R-2R based architectures. This device is particularly useful in applications where multipliers are used to perform the gain adjustment function for high frequency analog signal conditioning. Multipliers produce higher noise and offset for low gain operation. This design allows for digital control of gain with constant and very low noise from the low gain through high gain ranges of operation.

# **Linearity Characteristics**

Each DAC achieves DNL  $\leq$  ±0.5 LSB (typ), INL  $\leq$  ±1 LSB (typ), and gain error  $\leq$  ±1.5%. Since all 4 channel D/A converters are fabricated on the same IC, the linearity matching and gain matching of ±0.5% (typ) is achieved.

#### **AC and Transient Settling Characteristics**

The novel subranging architecture delivers a 15 MHz (typ.) -3 dB bandwidth. With all codes = 1 and a 1.6 V step impulse at V<sub>REF</sub>(1-4), the analog output settles to 8 bits of accuracy in typically 150 ns (with R<sub>L</sub> = 5k to V<sub>EE</sub>). Also with V<sub>REF</sub> = 3 V or -3 V and a FS to ZS or ZS to FS code change, the respective analog output settles to 8 bits typically in 300 ns. Note that the AC performance specifications also match to within  $\pm 0.5\%$  (typ.) between all 4 channels. The above AC and transient performance is achieved with each channel consuming only 20 mW (typ.) with either  $\pm 5$  V or 0 V to 10 V supplies.

#### Digital Interface

The MP7643 allows direct interface to most microprocessor buses without additional I/O circuitry. Figure 1. and Figure 2. describe the operation, specification and interface characteristics of the logic port.

The address bits A0 and A1 determine which D/A channel is selected. When  $\overline{\text{LD}}$  input is low the respective latch of the D/A is enabled (digital input data becomes transparent to the latch and the selected DAC channel), and digital data is loaded into the selected DAC.

# Power Supplies and Voltage Reference DC Voltage Ranges

For the single supply operation,  $V_{CC} = +10 \text{ V}$ ,  $V_{DD} = +5 \text{ V}$ , and  $V_{EE} = \text{GND} = 0 \text{ V}$ . The  $V_{OUT}$  1-4 and  $V_{RE} = 1$ -4 range would be  $V_{CC} = 1.3 \text{ V}$  (10 - 1.8 = 8.2 V) to  $V_{EE} + 1.5 \text{ V}$  (0 + 1.5 = 1.5 V).  $V_{REFN}$  is the equivalent of AGND for this D.3.C. In this mode  $V_{REFN}$  can be set at  $(V_{CC} + V_{EE})/2 = (10 + 3)/2 = 5 \text{ V}$ .  $V_{REFN}$  DC range can, however, be set from  $V_{EE} + 1.5 = 1.5 \text{ V}$  to  $V_{CC} - 1.5 = 8.2 \text{ V}$ . Refer to *Table 2*, for the relationship equations.

For the dual supply operation,  $V_{CC} = +5$   $V_{DD} = +5$ , and  $V_{EE} = -5$  V. The  $V_{OUT}$  1-4 and  $V_{REF}$  1-4 range would be  $V_{CC} = 1.8$  V (5 V = 1.8 = 3.2 V) to  $V_{EE}$  +1.5 V (=5 + 1.5 = -3.5 V). In this mode  $V_{REFN}$  can be set to  $(V_{CC} + V_{EE})/2 = (5 - 5)/2 = 0$  V. However,  $V_{REFN}$  DC range can be set from  $V_{EE}$  +1.5 V = 3.5 V to  $V_{CC}$  =1.8 = +3.2 V. Refer to *Table 2*. for the relationship equations.

# About the INV Input and its DC Voltage Range




Figure 3. Simplified Block Diagram

As noted in the specification table, the  $\max$  DC value of the INV input pin is  $V_O$ . Figure 3. shows a simplified block diagram of the internal circuitry around INV. If  $V_{INV}$  exceeds  $V_O$ , Q1 will saturate and the amp and consequently the D4C becomes non-functional

The min DC range of INV is limited to  $V_{be}$  (Q1) and  $V_{CE}$  (sat) of  $I_1$ . Therefore, INV (min-DC) =  $V_{EE}$  +1 V.